summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU: Fix handling of 16-bit immediatesMatt Arsenault2016-12-101-48/+70
* AMDGPU : Add S_SETREG instructions to fix fdiv precision issues.Tom Stellard2016-12-071-0/+2
* AMDGPU: Consolidate inline immediate predicate functionsMatt Arsenault2016-12-051-41/+20
* AMDGPU: Rename flat operands to match mubufMatt Arsenault2016-11-291-1/+1
* AMDGPU: Use else ifMatt Arsenault2016-11-291-10/+6
* AMDGPU/SI: Add back reverted SGPR spilling code, but disable itMarek Olsak2016-11-251-3/+14
* Revert "AMDGPU: Implement SGPR spilling with scalar stores"Marek Olsak2016-11-251-12/+2
* Revert "AMDGPU: Make m0 unallocatable"Marek Olsak2016-11-251-2/+1
* AMDGPU: Make m0 unallocatableMatt Arsenault2016-11-241-1/+2
* AMDGPU: Fix legalization of MUBUF instructions in shadersNicolai Haehnle2016-11-181-5/+13
* AMDGPU/SI: Avoid creating unnecessary copies in the SIFixSGPRCopies passTom Stellard2016-11-161-15/+56
* AMDGPU: Analyze mubuf with immediate soffsetMatt Arsenault2016-11-151-1/+6
* [AMDGPU] Add wave barrier builtinStanislav Mekhanoshin2016-11-151-0/+3
* AMDGPU: Implement SGPR spilling with scalar storesMatt Arsenault2016-11-131-2/+12
* [AMDGPU] Add f16 support (VI+)Konstantin Zhuravlyov2016-11-131-10/+19
* AMDGPU: Preserve vcc undef flags when inverting branchMatt Arsenault2016-11-071-3/+16
* AMDGPU: Refactor copyPhysRegMatt Arsenault2016-11-071-99/+27
* AMDGPU: Allow additional implicit operands on MOVRELS instructionsNicolai Haehnle2016-11-021-1/+4
* AMDGPU: Default to using scalar mov to materialize immediateMatt Arsenault2016-11-011-0/+22
* AMDGPU: Workaround for instruction size with literalsMatt Arsenault2016-11-011-1/+12
* AMDGPU: Use 1/2pi inline imm on VIMatt Arsenault2016-10-291-2/+4
* AMDGPU/SI: Don't use non-0 waitcnt values when waiting on Flat instructionsTom Stellard2016-10-281-0/+14
* AMDGPU: Add definitions for scalar store instructionsMatt Arsenault2016-10-281-0/+12
* AMDGPU: Fix using incorrect private resource with no allocationMatt Arsenault2016-10-281-2/+9
* AMDGPU: Fix counting si_mask_branch as 4 bytesMatt Arsenault2016-10-261-0/+1
* AMDGPU: Fix Two Address problems with v_movreldNicolai Haehnle2016-10-241-0/+26
* [AMDGPU] Emit 32-bit lo/hi got and pc relative variant kinds for external and...Konstantin Zhuravlyov2016-10-141-3/+8
* AMDGPU: Initial implementation of VGPR indexing modeMatt Arsenault2016-10-121-1/+16
* BranchRelaxation: Support expanding unconditional branchesMatt Arsenault2016-10-061-9/+178
* AMDGPU: Use unsigned compare for eq/neMatt Arsenault2016-09-301-1/+1
* AMDGPU: Partially fix control flow at -O0Matt Arsenault2016-09-291-1/+18
* AMDGPU: Use i64 scalar compare instructionsMatt Arsenault2016-09-171-0/+2
* AMDGPU: Use SOPK compare instructionsMatt Arsenault2016-09-161-0/+15
* Finish renaming remaining analyzeBranch functionsMatt Arsenault2016-09-141-2/+2
* Make analyzeBranch family of instruction names consistentMatt Arsenault2016-09-141-1/+1
* AArch64: Use TTI branch functions in branch relaxationMatt Arsenault2016-09-141-2/+17
* AMDGPU: Support commuting a FrameIndex operandMatt Arsenault2016-09-131-9/+16
* AMDGPU: Do not clobber SCC in SIWholeQuadModeNicolai Haehnle2016-09-121-5/+13
* AMDGPU: Implement is{LoadFrom|StoreTo}FrameIndexMatt Arsenault2016-09-101-6/+56
* AMDGPU: Fix immediate folding logic when shrinking instructionsMatt Arsenault2016-09-091-7/+7
* AMDGPU] Assembler: better support for immediate literals in assembler.Sam Kolton2016-09-091-4/+6
* AMDGPU: Sign extend constants when splitting themMatt Arsenault2016-09-081-3/+2
* AMDGPU: Support commuting with immediate in src0Matt Arsenault2016-09-081-97/+71
* [AMDGPU] Wave and register controlsKonstantin Zhuravlyov2016-09-061-1/+1
* AMDGPU/SI: Teach SIInstrInfo::FoldImmediate() to fold immediates into copiesTom Stellard2016-09-061-2/+27
* AMDGPU: Set sizes of spill pseudosMatt Arsenault2016-09-031-3/+1
* AMDGPU: Fix spilling of m0Matt Arsenault2016-09-031-14/+13
* AMDGPU/SI: Query AA, if available, in areMemAccessesTriviallyDisjoint()Tom Stellard2016-08-291-0/+11
* AMDGPU: Move cndmask pseudo to be isel pseudoMatt Arsenault2016-08-271-23/+0
* Replace "fallthrough" comments with LLVM_FALLTHROUGHJustin Bogner2016-08-171-1/+1
OpenPOWER on IntegriCloud