summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64SystemOperands.td
Commit message (Expand)AuthorAgeFilesLines
* AArch64: add missing Apple CPU names and use them by default.Tim Northover2020-01-081-1/+1
* [AArch64] Adding support for PMMIR_EL1 registerVictor Campos2019-10-181-0/+6
* [AArch64,Assembler] Compiler support for ID_MMFR5_EL1Mark Murray2019-10-161-0/+1
* [AArch64] Update MTE system register encodingsLuke Cheeseman2019-08-211-5/+5
* [AArch64] Define ETE and TRBE system registersMomchil Velikov2019-07-261-0/+23
* [AArch64] Add v8.5-a Memory Tagging GMID_EL1 registerDavid Spickett2019-04-011-0/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [AArch64] Move feature predctrl to predresDiogo N. Sampaio2019-01-091-1/+1
* [NFC][AArch64] Split out backend featuresDiogo N. Sampaio2018-12-061-25/+58
* Revert rL348121 from llvm/trunk: [NFC][AArch64] Split out backend featuresSimon Pilgrim2018-12-041-58/+25
* [AArch64] Add command-line option for SSBSPablo Barrio2018-12-031-2/+2
* [NFC][AArch64] Split out backend featuresDiogo N. Sampaio2018-12-031-25/+58
* [AArch64][v8.5A] Add Memory Tagging system registersOliver Stannard2018-10-021-0/+16
* [AArch64][v8.5A] Add MTE system instructionsOliver Stannard2018-10-021-0/+21
* [AArch64][v8.5A] Add Branch Target Identification instructionsOliver Stannard2018-09-271-0/+17
* [AArch64][v8.5A] Add speculation restriction system registersOliver Stannard2018-09-271-0/+20
* [AArch64][v8.5A] Add Armv8.5-A random number instructionsOliver Stannard2018-09-271-0/+7
* [AArch64][v8.5A] Add Armv8.5-A "DC CVADP" instructionOliver Stannard2018-09-271-0/+3
* [AArch64][v8.5A] Add prediction invalidation instructions to AArch64Oliver Stannard2018-09-271-0/+17
* [AArch64][SVE] Asm: Add SVE System registersSander de Smalen2018-08-201-0/+15
* [AArch64] Armv8.4-A: TLB supportSjoerd Meijer2018-07-061-0/+54
* [AArch64][ARM] Armv8.4-A: Trace synchronization barrier instructionSjoerd Meijer2018-07-061-0/+17
* [AArch64] Armv8.4-A: system registersSjoerd Meijer2018-07-031-1/+101
* [AArch64] Armv8.4-A: Virtualization system registersSjoerd Meijer2018-06-291-0/+22
* [AArch64][SVE] Asm: Add parsing/printing support for exact FP immediates.Sander de Smalen2018-06-151-0/+21
* [AArch64][SVE] Extend parsing of Prefetch operation for SVE.Sander de Smalen2018-05-141-0/+29
* [AArch64] Fix spelling of ICH_ELRSR_EL2 system registerOliver Stannard2018-02-061-1/+1
* [AArch64][SVE] Asm: Predicate patternsSander de Smalen2018-01-221-0/+31
* [AArch64] CCSIDR2 system registerSam Parker2017-12-201-0/+3
* [AArch64] IDSAR6 register assembler supportSam Parker2017-08-311-0/+3
* [AArch64] Enable ARMv8.3-A pointer authenticationSam Parker2017-08-111-0/+15
* AArch64InstPrinter: rewrite of printSysAliasSjoerd Meijer2017-02-271-65/+69
* AArch64: TableGenerate system instruction operands.Tim Northover2016-07-051-0/+1018
OpenPOWER on IntegriCloud