summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
...
* [DebugInfo][DAG] Process FrameIndex dbg.values unconditionallyJeremy Morse2019-01-291-0/+15
* [CodeGenPrepare] Handle all debug calls in dupRetToEnableTailCallOpts()Jonas Paulsson2019-01-291-4/+2
* Recommit r352255 "[SelectionDAG][X86] Don't use SEXTLOAD for promoting masked...Craig Topper2019-01-281-1/+1
* [GlobalISel][AArch64] Add legalization for G_FLOGJessica Paquette2019-01-281-1/+7
* [GlobalISel][AArch64] Add instruction selection support for @llvm.log10Jessica Paquette2019-01-281-1/+7
* [GlobalISel] Add ISel support for @llvm.lifetime.start and @llvm.lifetime.endJessica Paquette2019-01-281-6/+27
* [CodeGen][X86] Expand UADDSAT to NOT+UMIN+ADDNikita Popov2019-01-281-0/+6
* [GlobalISel][AArch64] Add instruction selection support for G_FCOS and G_FSINJessica Paquette2019-01-281-1/+19
* [GlobalISel][AArch64] Add IRTranslator support for G_FCOS and G_FSINJessica Paquette2019-01-281-0/+10
* [NFC] TLI query with default(on) behavior wrt DAG combines for fmin/fmax targ...Michael Berg2019-01-281-3/+7
* [MIPS GlobalISel] Select subPetar Avramovic2019-01-281-0/+66
* [DebugInfo][DAG] Avoid re-ordering of DBG_VALUEsJeremy Morse2019-01-281-21/+50
* GlobalISel: Don't reduce elements for atomic load/storeMatt Arsenault2019-01-271-1/+9
* GlobalISel: Factor fewerElementVectors into separate functionsMatt Arsenault2019-01-271-156/+170
* GlobalISel: Verify load/store has a pointer inputMatt Arsenault2019-01-271-1/+6
* Re-apply "r351584: "GlobalISel: Verify g_zextload and g_sextload""Amara Emerson2019-01-271-1/+14
* [AArch64][GlobalISel] Fix the G_EXTLOAD combiner creating non-extending illeg...Amara Emerson2019-01-271-0/+8
* GlobalISel: Fix typo in assert messagesMatt Arsenault2019-01-271-2/+2
* GlobalISel: Implement narrowScalar for mulMatt Arsenault2019-01-271-0/+47
* GlobalISel: fewerElementsVector for intrinsic_trunc/intrinsic_roundMatt Arsenault2019-01-271-1/+3
* [GlobalISel][IRTranslator] Fix crash on translation of fneg.Amara Emerson2019-01-261-1/+1
* AMDGPU/GlobalISel: Legalize more bit opsMatt Arsenault2019-01-261-0/+3
* Revert r352255 "[SelectionDAG][X86] Don't use SEXTLOAD for promoting masked l...Craig Topper2019-01-261-1/+1
* [SelectionDAG][X86] Don't use SEXTLOAD for promoting masked loads in the type...Craig Topper2019-01-261-1/+1
* [NFC] Test commit : fix typo.Alexey Lapshin2019-01-251-1/+1
* [MBP] Don't move bottom block before header if it can't reduce taken branchesGuozhi Wei2019-01-251-0/+38
* [MC] Teach the MachO object writer about N_FUNC_COLDVedant Kumar2019-01-251-0/+3
* [TEST][COMMIT] - fix comment typo in AsmPrinter/DwarfDebug.cpp - NFCTom Weaver2019-01-251-1/+1
* Fix gcc -Wparentheses warning. NFCI.Simon Pilgrim2019-01-251-2/+2
* AMDGPU/GlobalISel: Scalarize add/subMatt Arsenault2019-01-251-0/+1
* GlobalISel: fewerElementsVector for more cast typesMatt Arsenault2019-01-251-0/+5
* GlobalISel: fewerElementsVector for a few more trivial opsMatt Arsenault2019-01-251-0/+6
* AMDGPU/GlobalISel: Legalize smulh/umulh and scalarize mulMatt Arsenault2019-01-251-0/+3
* GlobalISel: Support fewerElementsVector for icmp/fcmpMatt Arsenault2019-01-251-3/+75
* GlobalISel: Implement fewerElementsVector for extensionsMatt Arsenault2019-01-251-0/+54
* GlobalISel: Add convenience mutatations to scalarizeMatt Arsenault2019-01-252-0/+12
* RegBankSelect: Fix use after free in r352123Matt Arsenault2019-01-241-1/+1
* [GISel]: Change how CSE is enabled by default for each passAditya Nandakumar2019-01-243-6/+12
* RegBankSelect: Support some more complex part mappingsMatt Arsenault2019-01-242-25/+87
* [GlobalISel][AArch64] Add isel support for FP16 vector @llvm.ceilJessica Paquette2019-01-241-1/+2
* Fix emission of _fltused for MSVC.James Y Knight2019-01-244-26/+30
* [SelectionDAGBuilder] Simplify HasSideEffect calculation. NFC.Nirav Dave2019-01-241-13/+7
* [InlineAsm] Don't calculate registers for inline asm memory operands. NFCI.Nirav Dave2019-01-241-0/+4
* [TargetLowering] Rename getExpandedFixedPointMultiplication to expandFixedPoi...Simon Pilgrim2019-01-242-3/+2
* [SelectionDAGBuilder] Fuse inline asm input operand loops passes. NFCI.Nirav Dave2019-01-241-13/+9
* [X86] Update SelectionDAGDumper to print the extension type and expanding fla...Craig Topper2019-01-241-0/+30
* DebugInfo: Use assembly label arithmetic for address pool size for easier rea...David Blaikie2019-01-242-9/+17
* [ADT] Notify ilist traits about in-list transfersReid Kleckner2019-01-231-2/+6
* [MC][X86] Correctly model additional operand latency caused by transfer delay...Andrea Di Biagio2019-01-231-2/+16
* [DAGCombine] Enable more pre-indexed storesSam Parker2019-01-231-1/+7
OpenPOWER on IntegriCloud