summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
...
* [FPEnv][LegalizeTypes] Make ScalarizeVecOp_STRICT_FP_ROUND do its own replace...Craig Topper2019-12-171-1/+7
* [FPEnv][LegalizeTypes][LegalizeDAG][AArch64] Few fixes/improvements for legal...Craig Topper2019-12-174-2/+22
* [SDAG] adjust isNegatibleForFree calculation to avoid crashingSanjay Patel2019-12-171-1/+8
* Revert "[SDAG] remove use restriction in isNegatibleForFree() when called fro...Sanjay Patel2019-12-171-8/+1
* [SDAG] remove use restriction in isNegatibleForFree() when called from getNeg...Sanjay Patel2019-12-171-1/+8
* [DAGCombiner] Add node back in the worklist in topological order in CommitTar...Amaury Séchet2019-12-171-2/+1
* This adds constrained intrinsics for the signed and unsigned conversionsKevin P. Neal2019-12-176-52/+236
* [LegalizeTypes] Pre-size the SmallVectors in ScalarizeVecRes_StrictFPOp and S...Craig Topper2019-12-161-9/+9
* [LegalizeTypes] Remove ScalarizeVecRes_STRICT_FP_ROUND in favor of just using...Craig Topper2019-12-162-16/+0
* [LegalizeTypes] Remove the call to SplitVecRes_UnaryOp from SplitVecRes_Stric...Craig Topper2019-12-161-29/+0
* [SelectionDAG] Add the fpexcept flag to the SelectionDAG dumping output so we...Craig Topper2019-12-161-0/+3
* [DAG] Add SimplifyDemandedBits support for BSWAPSanjay Patel2019-12-151-0/+10
* [LegalizeTypes] Teach BitcastToInt_ATOMIC_SWAP to only create FP16_TO_FP when...Craig Topper2019-12-141-4/+9
* [LegalizeTypes] In PromoteFloatOp_SETCC, don't both querying for transforming...Craig Topper2019-12-141-2/+1
* [NFC] Use SelectionDAG::getMemBasePlusOffset() instead of getNode(ISD::ADD)Alex Richardson2019-12-137-55/+24
* [NFC] Implement SelectionDAG::getObjectPtrOffset() using getMemBasePlusOffset()Alex Richardson2019-12-131-4/+6
* [NFC] Add a SDValue overload for SelectionDAG::getMemBasePlusOffset()Alex Richardson2019-12-131-1/+8
* [NFC] Change SelectionDAG::getMemBasePlusOffset() to use int64_tAlex Richardson2019-12-131-1/+1
* [DAGCombiner] fold shift-trunc-shift to shift-mask-trunc (2nd try)Sanjay Patel2019-12-131-0/+14
* Reland [DataLayout] Fix occurrences that size and range of pointers are assum...Nicola Zaghen2019-12-131-2/+2
* [NFC] Use EVT instead of bool for getSetCCInverse()Alex Richardson2019-12-134-19/+25
* Recommit "[AArch64][SVE] Implement intrinsics for non-temporal loads & stores"Kerry McLaughlin2019-12-131-1/+4
* [LegalizeTypes] Remove unnecessary if before calling ReplaceValueWith on the ...Craig Topper2019-12-131-2/+1
* Revert "[DAGCombiner] fold shift-trunc-shift to shift-mask-trunc"Sanjay Patel2019-12-121-12/+0
* [DAGCombiner] fold shift-trunc-shift to shift-mask-truncSanjay Patel2019-12-121-0/+12
* [DAGCombiner] improve readabilitySanjay Patel2019-12-121-11/+11
* [DebugInfo] Prevent invalid fragments at ISel from dropping debug infostozer2019-12-121-1/+7
* Temporarily Revert "[DataLayout] Fix occurrences that size and range of point...Nicola Zaghen2019-12-121-2/+2
* [DataLayout] Fix occurrences that size and range of pointers are assumed to b...Nicola Zaghen2019-12-121-2/+2
* [IR] Split out target specific intrinsic enums into separate headersReid Kleckner2019-12-112-1/+4
* Revert "[SDAG] remove use restriction in isNegatibleForFree() when called fro...Sanjay Patel2019-12-111-19/+16
* [LegalizeTypes] In SoftenFloatRes_FP_EXTEND, move the check for input already...Craig Topper2019-12-111-9/+8
* [SDAG] remove use restriction in isNegatibleForFree() when called from getNeg...Sanjay Patel2019-12-111-16/+19
* Revert "[AArch64][SVE] Implement intrinsics for non-temporal loads & stores"Kerry McLaughlin2019-12-111-4/+1
* [AArch64][SVE] Implement intrinsics for non-temporal loads & storesKerry McLaughlin2019-12-111-1/+4
* [LegalizeTypes] Remove manual worklist management from SoftenFloatRes_FP_EXTEND.Craig Topper2019-12-103-9/+2
* [FPEnv][X86] Constrained FCmp intrinsics enabling on X86Wang, Pengfei2019-12-111-20/+41
* [LegalizeTypes] Bugfixes for big-endian targets when handling BITCASTsMikael Holmen2019-12-102-7/+33
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-091-2/+9
* [FPEnv] Constrained FCmp intrinsicsUlrich Weigand2019-12-077-22/+106
* [TargetLowering] Fix another potential FPE in expandFP_TO_UINTCraig Topper2019-12-061-15/+15
* Revert "[PGO][PGSO] Instrument the code gen / target passes."Hiroshi Yamauchi2019-12-061-9/+2
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-061-2/+9
* [LegalizeTypes] Add missing case for STRICT_FP_ROUND softeningJohn Brawn2019-12-061-0/+1
* [FPEnv][SelectionDAG] Relax chain requirementsUlrich Weigand2019-12-062-8/+18
* Add support for lowering 32-bit/64-bit pointersAmy Huang2019-12-041-2/+2
* [SelectionDAG] Expand nnan FMINNUM/FMAXNUM to select sequenceUlrich Weigand2019-12-041-0/+20
* [FPEnv] [PowerPC] Lowering ppc_fp128 StrictFP Nodes to libcallsCraig Topper2019-12-034-210/+283
* [NFC][KnownBits] Add getMinValue() / getMaxValue() methodsRoman Lebedev2019-12-031-3/+3
* [SelectionDAG] Reoder ViewXXXDAGs declarations to match execution order. NFCAmaury Séchet2019-12-031-14/+12
OpenPOWER on IntegriCloud