summaryrefslogtreecommitdiffstats
path: root/src/include
Commit message (Expand)AuthorAgeFilesLines
* Only unmask source on proc targ passed to unmask function in intrrpChristian Geddes2018-08-012-34/+41
* Make processing of hrmor value in MemStateInfo consistentChristian Geddes2018-08-011-1/+1
* Minor Error Log ImprovementsMike Baiocchi2018-07-301-0/+3
* Fix for SW438315 : IPL is stuck in loop eq(n0p0c0)Richard J. Knight2018-07-241-5/+5
* Restore Timebase on Master Core Threads 1-3 after Sleep/WinkleBill Hoffa2018-07-243-0/+22
* [ARCH_REG 2] Enable architected register data reserve in the hostRaja Das2018-07-203-3/+17
* Use Attr to Save/Fetch MDRT CountRaja Das2018-07-201-0/+1
* Only switch sides and perform hreset if SEEPROM side versions matchChristian Geddes2018-07-193-4/+26
* Remove invalid HRMOR setting codeChristian Geddes2018-07-181-2/+7
* Send errors from previous boots as callhome type eSELsNick Bofferding2018-07-171-6/+18
* Add WOF compare data section for RC_WOF_TABLE_NOT_FOUND errorsMatt Derksen2018-07-161-0/+1
* Add Get Nodal HRMOR UtilityBill Hoffa2018-07-071-0/+11
* Read HW Key Hash From SBE Seeprom via ChipOp when applicableMike Baiocchi2018-07-064-3/+18
* SBE PSU timeout during MBOX init causes task crash/HB TIRick Ward2018-07-051-0/+32
* Print out MBOX/INTR state info on DMA request hangChristian Geddes2018-07-052-0/+29
* Add error callouts and other improvements for Node CommunicationsMike Baiocchi2018-07-033-2/+19
* Allow SPDX override as part of FW loadDan Crowell2018-07-037-251/+57
* Make OBUS_BRICK deconfigurablearavnair-in2018-07-021-0/+2
* Add Support for TPM Message Queue FlushingIlya Smirnov2018-07-012-0/+9
* Pre-set HB TI Area in doStutdown PathIlya Smirnov2018-06-302-2/+11
* Secure Boot: Copy PHyp secure header into standard reserved memory areaNick Bofferding2018-06-292-19/+53
* In non-MNFG, only match SBE keys for the sides that bootJaymes Wilks2018-06-282-2/+9
* Leverage INTRP fully for SBE PSU Interrupt HandlingBill Hoffa2018-06-282-2/+55
* Save HRMOR in mbox scratch reg for IPC messagingPrachi Gupta2018-06-261-3/+3
* SP ATTN area relative addressing cleanupJaymes Wilks2018-06-262-17/+19
* Modify debug framework to be build-independentDan Crowell2018-06-266-6/+163
* Post informational error log for planar jumper settingsNick Bofferding2018-06-262-61/+69
* Fix data storage exception when PRD runs in istep 12.Thi Tran2018-06-221-0/+1
* Add TPM Calls to Node Communication ABUS Exchange ProcedureMike Baiocchi2018-06-211-0/+10
* HRMOR relative addressing for PHyp SP ATTN area dumpJaymes Wilks2018-06-214-0/+29
* HBRT attrrp depends on node zero being presentMarty Gloff2018-06-212-33/+42
* Add procedure for istep 18's Node Communication ABUS ExchangeMike Baiocchi2018-06-191-0/+11
* New Global For Console DaemonIlya Smirnov2018-06-191-1/+15
* Secure Boot: Support API to fence off all node processors' secure mailboxesIlya Smirnov2018-06-192-0/+42
* HBRT Reserved Mem Trace Buffer implementation.Sakethan R Kotta2018-06-193-2/+23
* untrusted SBE reserved memory region to Rsvd Mem Trace Buf SectionSakethan R Kotta2018-06-191-0/+11
* Ensure hwas state reflects resource recovery actionsAndrew Geissler2018-06-191-0/+19
* SW419349: Handle override of deconfig by Error vs FCO reasons by associationAmit Tendolkar2018-06-182-1/+39
* Update MAGIC instruction for SimicsDan Crowell2018-06-181-2/+2
* Implement the VPD backend for these attributesSwathi Madhuri Bhattiprolu2018-06-151-0/+41
* Debug improvements for exceptions and OOM hangsDan Crowell2018-06-152-3/+16
* Fix for multinode HBRT use of VPDDan Crowell2018-06-101-1/+14
* Itep16 substep order does not match documentationBrian Bakke2018-06-081-6/+6
* Add clock callout enums for specific clock sourcesDan Crowell2018-06-071-0/+9
* Fixes to node IPC messaging to handle non-zero base addressesBrian Bakke2018-06-076-6/+91
* missing memory: istep 7 and 14 changesPrachi Gupta2018-06-063-2/+50
* Centaur Channel Checkstop (runtime)Rick Ward2018-06-053-9/+55
* Write Hostboot HRMOR into core scratch reg 1Dan Crowell2018-06-042-36/+29
* Secure Boot: Defer init of Centaur SCOM cache register definitionsNick Bofferding2018-06-041-4/+6
* Refactor re-init of targeting data during MPIPL/HBRT startupChristian Geddes2018-06-024-9/+102
OpenPOWER on IntegriCloud