summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs00.C
Commit message (Expand)AuthorAgeFilesLines
* L3 draminit and mss_libJacob Harvey2017-07-261-14/+19
* L3 support for ddr_phy_reset, termination_controlJacob Harvey2017-07-241-2/+2
* L3 support for ddr_phy_reset, termination_controlJacob Harvey2017-07-191-3/+3
* Update mss_decode_shadow_regs to use library MRS decodersLouis Stermole2016-11-041-26/+53
* Fixed CL and timing bugs, unit test augmentationsStephen Glancy2016-10-311-2/+1
* Fix eff_config, remove custom_dimmJacob Harvey2016-08-301-3/+4
* Adding defaults for DRAM dll_reset and dll_enableLouis Stermole2016-08-221-1/+1
* Add mrs_one_shot to the MSS Lab codeBrian Silver2016-08-121-0/+8
* Create MRS data structuresBrian Silver2016-08-071-0/+211
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* Add empty MRS files for f/w mirroringBrian Silver2016-07-221-0/+18
OpenPOWER on IntegriCloud