summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
Commit message (Collapse)AuthorAgeFilesLines
* PM: Add atrribute control to SGPE for Core Periodic QuiesceGreg Still2017-09-061-2/+8
| | | | | | | | | | | | | | | | | | | - Added SGPE header bit defintion - Hcode image build update to read attr and set header bit - Moved bit mask to using BIT macro for better readability Change-Id: Ie8f245bf3abd0f5c4dce994f81ea1b002feade00 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45124 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Adam S. Hale <adam.samuel.hale@ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45179 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Synchronous stopclk procedure for QuadSoma BhanuTej2017-08-181-0/+2
| | | | | | | | | | | | | | | | | | Change-Id: Id31daf8c02b74d979927540346a3cef5f88768be RTC: 175615 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34935 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Dev-Ready: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34940 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PM Lib: HWP p9_pm_force_core_accessAmit Kumar2017-06-221-0/+5
| | | | | | | | | | | | | | | | | | | | | - Initial checkin - This procedure is based on RTC: 162579 - Made this HWP level 2( in p3) - Added cme id as input Change-Id: I52abce4b8ece22ebdf4bdcd1b423ccbb251ccb17 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35363 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35365 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HW404292: Assert analog fence in cache_chiplet_resetYue Du2017-03-291-0/+2
| | | | | | | | | | | | | | | | | Change-Id: I610042d0802e80ec53255f38cfc27cd8d9660305 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37320 Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: ASHISH A. MORE <ashish.more@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37373 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* p9_pm_pstate_gpe_init and p9_pm_pba_init updates for PGPE bootingGreg Still2017-02-271-1/+10
| | | | | | | | | | | | | | | | | | | | | | | | - Allocated PBA Slave 2 to PGPE for both booting and runtime. - Setup PBA Slave 1 for GPE1 for use by OCC FW during run-time - Added debug halt detection for lab use - Typos from comments - Made stand-alone with p9_hcd_common.H updates Change-Id: I6c7513c0dff9d4fb53c8320f1ed78cf7fdbe0fc8 Original-Change-Id: I9df3676c9f58cbced49f0a5605be0d787fa930c7 RTC: 168104 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35547 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Sangeetha T S <sangeet2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37045 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HB/IPL: ex_is_abomination workaround for hostbootYue Du2017-02-271-0/+2
| | | | | | | | | | | | | | | | Change-Id: I0f5ef5f29d8fb05e73ff3dd054dbe545c8a747f3 Original-Change-Id: I8e17e5aacafb0cbd9c80bc5f7c6b4c75f0603d75 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35715 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37044 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* OCC Flags/OCC Scratch UpdatesRahul Batra2017-02-271-6/+0
| | | | | | | | | | | | | | | | Change-Id: Ic06456ba7b5fac4c183aec2e1972ea58a0e0d2e5 Original-Change-Id: I21020ebf7dfe39dd48e2d2727607dd35297831d7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/32695 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37043 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Istep4: add enable auto special wakeup after core is upYue Du2017-02-271-3/+4
| | | | | | | | | | | | | | | | Change-Id: Ia4e85a2c8054ac2abcd1dca16bd73b28cb48f6c3 Original-Change-Id: I165c99b16998b1c4961008db4bcf054330209e8c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31566 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37042 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* cache/core/l2_stopclocks updatesYue Du2017-02-271-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | patchset 1: skip l2_stopclocks if ex_select is 0 patchset 2: check power state before execute hwp patchset 3: fix syntax typos from patch 2 update patchset 4: add chiplet accessibility check patchset 5: add possible counter to CME PCBMUX patchset 6: add skipping message on check patchset 7: change polling timout method patchset 8: add a missing comma patchset 9: fix ffdc patchset 10:roll back cme pcbmux counter until check to ensure cme accessibility patchset 11:rebased patchset 12:initial checkin of ppe state handling patchset 13:checkin new clk_ctrl_state procedure patchset 14:add attribute xml for new procedure patchset 15:fix calling the p9_common_clk_ctrl_state patchset 16:Matt rebase patchset 17:Warning instead of fail with error on check delete common C file, include only header Change-Id: Ic8c96366b294a9d3ebfdc07857d494ec33e30799 Original-Change-Id: I14c9480ac0931ac7f8b456f193148ceb3b939947 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28808 Dev-Ready: YUE DU <daviddu@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37041 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Cache HWP: DD1 VCS WorkaroundYue Du2017-02-271-1/+22
| | | | | | | | | | | | | | | Change-Id: Ib57b7ac55b6054bd50ca12f57046b21941054b3c Original-Change-Id: I9634a767878904f810cb1e6a0767ba4bbad241cb Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30827 Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: James N. Klazynski <jklazyns@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37040 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* istep 15 changesAmit Kumar2017-02-271-1/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - changes in CME/SGPE hcode for istep15 changes. - merged 23684 changes - sgpe Makefile changes - sgpe_img_edit changes to accept multiple images - changes to get ekb build to do cme and sgpe img edit - Replaced EPM_P9_TUNING with ISTEP15_HACK at few places - More changes to get working on 9067 - Removed trailing whitespace in multiple files which were giving build warnings - Checked in image build wrapper files with new hw_image name plus commented out lines which are being worked out in a separate gerrit id - Added FUSED mode attribute to all base attribute files - Added a first draft of the istep15 perl script in pm tools dir Change-Id: I59bedfecbffebd1624849b2ce6c1cbe099863e44 Original-Change-Id: I4f559e041406e09ea1d9376c585c97b8445e8ff8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26027 Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37039 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fapi Implementation of Level2 HWP p9_stopclocksSoma BhanuTej2017-02-271-0/+1
| | | | | | | | | | | | | | | Change-Id: If92e3d3f7e198f3c8cfd4f7c6f16d7e697604348 Original-Change-Id: Ic9138a0734201ac936b870a5ae6bc3e0b124d47e RTC:159632 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28578 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37038 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2017-02-271-0/+8
| | | | | | | | | | | | | | | Change-Id: I3b2311cdccf449e53f9fd55c85619e390565aa72 Original-Change-Id: Ie4bce2bcaf0ffb2d1e57370312c4536356b62efc Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27338 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37037 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2017-02-271-10/+25
| | | | | | | | | | | | | | | Change-Id: Ia7cc6279daebbbbde16da123f3a6a661c810437c Original-Change-Id: Id407ffa51ea9a7fb9a0056a7faaf1e33e4433e50 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26276 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37036 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Cache/Core: Istep4 procedure changes for model 9038 and aboveYue Du2017-02-271-72/+43
| | | | | | | | | | | | | | Change-Id: Ia312163f011a2def8f1851183b727ae5d5f250f9 Original-Change-Id: I997537274ea9538330d9fb1ce240de793d90feec Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/23019 Tested-by: Jenkins Server Tested-by: PPE CI Tested-by: Hostboot CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37035 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* p9_block_wakeup_intr Level 2 - fix PPE compilation issueGreg Still2017-02-271-1/+1
| | | | | | | | | | | | | | | | | - Moved ATTR_CHIP_UNIT_POS from core to perv - Add p9_hcd_common.H to allow for Hostboot CI Change-Id: I705130feab32de833eb265d819b1b2d259ed213b Original-Change-Id: I541f11e7312556a9a2f94226b90fd3b04ce83177 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/24401 Tested-by: Hostboot CI Tested-by: Jenkins Server Tested-by: PPE CI Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37034 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HWP-CACHE/CORE:istep4 procedures updatesYue Du2017-02-271-21/+33
| | | | | | | | | | | | | Change-Id: If2f077d3c934e0ea736818223330653c9095e7ef Original-Change-Id: I707a936f8124f997c338ce01db205b958716a8da Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21489 Tested-by: Jenkins Server Tested-by: Hostboot CI Tested-by: PPE CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37033 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HWP-CORE/CACHE: Update Istep 4 procedures regressed on model 34Yue Du2017-02-271-10/+53
| | | | | | | | | | | | | Change-Id: Iff858d6a97c75e8b9477ee860aca9e7d2ca96478 Original-Change-Id: Ia88b64463b0b911aa0882db20b85eda7a30571d6 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22225 Tested-by: Jenkins Server Tested-by: PPE CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37032 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* L2 stop_gpe_initAmit Kumar2017-02-271-2/+27
| | | | | | | | | | | | | | | | | | | | | | | | | | - Move to use of IVPR setting and Hard Reset for starting - IVPR value comes from a HWP attribute written by p9_hcode_image_build. The value written will be for the SGPE Boot Copier and will decouples this procedure from HOMER layout changes. - Added -set_hcode_done option to wrapper to force condition without real HCode - Added SUET actions - add missing p9_pm_hcd_flags.h file - address Gerrit comments (including HB) - Rebased (4) Change-Id: I4497cf60d8643ef58372e5cf251810c68362db6b Original-Change-Id: I0b5a94a16b0aff811eb526434ca6d02f51c781a8 RTC: 144279 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/23274 Tested-by: Jenkins Server Tested-by: Auto Mirror Tested-by: Hostboot CI Tested-by: PPE CI Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37031 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2017-02-271-0/+182
| | | | | | | | | | | Change-Id: Ibdde64c6f600d50bdb6f29196402ad6e5c12d88a Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37030 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Removed p9_hcd_common.H because of bad mirrorCorey Swenson2017-02-271-288/+0
| | | | | | | Change-Id: Id080966cc18ea19ad75cb5262cbdd5054400e6e3 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37029 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* p9_pm_pstate_gpe_init and p9_pm_pba_init updates for PGPE bootingGreg Still2017-02-161-1/+10
| | | | | | | | | | | | | | | | | | | | | | | - Allocated PBA Slave 2 to PGPE for both booting and runtime. - Setup PBA Slave 1 for GPE1 for use by OCC FW during run-time - Added debug halt detection for lab use - Typos from comments - Made stand-alone with p9_hcd_common.H updates Change-Id: I9df3676c9f58cbced49f0a5605be0d787fa930c7 RTC: 168104 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35547 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Prem Shanker Jha <premjha2@in.ibm.com> Reviewed-by: Sangeetha T S <sangeet2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35553 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
* HB/IPL: ex_is_abomination workaround for hostbootYue Du2017-02-101-1/+3
| | | | | | | | | | | | | | | | | Change-Id: I8e17e5aacafb0cbd9c80bc5f7c6b4c75f0603d75 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35715 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35718 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* OCC Flags/OCC Scratch UpdatesRahul Batra2016-12-051-6/+0
| | | | | | | | | | | | | | Change-Id: I21020ebf7dfe39dd48e2d2727607dd35297831d7 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/32695 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/32711 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Istep4: add enable auto special wakeup after core is upYue Du2016-11-041-3/+4
| | | | | | | | | | | | | | | | Change-Id: I165c99b16998b1c4961008db4bcf054330209e8c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31566 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31573 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* cache/core/l2_stopclocks updatesYue Du2016-10-301-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | patchset 1: skip l2_stopclocks if ex_select is 0 patchset 2: check power state before execute hwp patchset 3: fix syntax typos from patch 2 update patchset 4: add chiplet accessibility check patchset 5: add possible counter to CME PCBMUX patchset 6: add skipping message on check patchset 7: change polling timout method patchset 8: add a missing comma patchset 9: fix ffdc patchset 10:roll back cme pcbmux counter until check to ensure cme accessibility patchset 11:rebased patchset 12:initial checkin of ppe state handling patchset 13:checkin new clk_ctrl_state procedure patchset 14:add attribute xml for new procedure patchset 15:fix calling the p9_common_clk_ctrl_state patchset 16:Matt rebase patchset 17:Warning instead of fail with error on check delete common C file, include only header Change-Id: I14c9480ac0931ac7f8b456f193148ceb3b939947 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28808 Dev-Ready: YUE DU <daviddu@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28809 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Cache HWP: DD1 VCS WorkaroundYue Du2016-10-121-1/+22
| | | | | | | | | | | | | | | Change-Id: I9634a767878904f810cb1e6a0767ba4bbad241cb Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30827 Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: James N. Klazynski <jklazyns@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30834 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* istep 15 changesAmit Kumar2016-09-251-1/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | - changes in CME/SGPE hcode for istep15 changes. - merged 23684 changes - sgpe Makefile changes - sgpe_img_edit changes to accept multiple images - changes to get ekb build to do cme and sgpe img edit - Replaced EPM_P9_TUNING with ISTEP15_HACK at few places - More changes to get working on 9067 - Removed trailing whitespace in multiple files which were giving build warnings - Checked in image build wrapper files with new hw_image name plus commented out lines which are being worked out in a separate gerrit id - Added FUSED mode attribute to all base attribute files - Added a first draft of the istep15 perl script in pm tools dir Change-Id: I4f559e041406e09ea1d9376c585c97b8445e8ff8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26027 Dev-Ready: Gregory S. Still <stillgs@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27329 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fapi Implementation of Level2 HWP p9_stopclocksSoma BhanuTej2016-08-241-0/+1
| | | | | | | | | | | | | | Change-Id: Ic9138a0734201ac936b870a5ae6bc3e0b124d47e RTC:159632 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28578 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: PARVATHI RACHAKONDA <prachako@in.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28580 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
| | | | | | | | Change-Id: I25a782f6f8af801beb35f541f6076c482b78bf8e Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27920 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matthew A. Ploetz <maploetz@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2016-07-281-0/+8
| | | | | | | | | | | | | | Change-Id: Ie4bce2bcaf0ffb2d1e57370312c4536356b62efc Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27338 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27346 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2016-07-121-10/+25
| | | | | | | | | | | | | | Change-Id: Id407ffa51ea9a7fb9a0056a7faaf1e33e4433e50 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26276 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26434 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Cache/Core: Istep4 procedure changes for model 9038 and aboveYue Du2016-06-161-72/+43
| | | | | | | | | | | | | Change-Id: I997537274ea9538330d9fb1ce240de793d90feec Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/23019 Tested-by: Jenkins Server Tested-by: PPE CI Tested-by: Hostboot CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/23022 Tested-by: FSP CI Jenkins Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* p9_block_wakeup_intr Level 2 - fix PPE compilation issueGreg Still2016-06-011-1/+1
| | | | | | | | | | | | | | | | - Moved ATTR_CHIP_UNIT_POS from core to perv - Add p9_hcd_common.H to allow for Hostboot CI Change-Id: I541f11e7312556a9a2f94226b90fd3b04ce83177 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/24401 Tested-by: Hostboot CI Tested-by: Jenkins Server Tested-by: PPE CI Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/24402 Tested-by: FSP CI Jenkins Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HWP-CACHE/CORE:istep4 procedures updatesYue Du2016-05-041-21/+33
| | | | | | | | | | | | Change-Id: I707a936f8124f997c338ce01db205b958716a8da Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21489 Tested-by: Jenkins Server Tested-by: Hostboot CI Tested-by: PPE CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21634 Tested-by: FSP CI Jenkins Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* HWP-CORE/CACHE: Update Istep 4 procedures regressed on model 34Yue Du2016-03-011-10/+53
| | | | | | | | | | | Change-Id: Ia88b64463b0b911aa0882db20b85eda7a30571d6 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22225 Tested-by: Jenkins Server Tested-by: PPE CI Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21399 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* L2 stop_gpe_initAmit Kumar2016-03-011-3/+28
| | | | | | | | | | | | | | | | | | | | | | | | | - Move to use of IVPR setting and Hard Reset for starting - IVPR value comes from a HWP attribute written by p9_hcode_image_build. The value written will be for the SGPE Boot Copier and will decouples this procedure from HOMER layout changes. - Added -set_hcode_done option to wrapper to force condition without real HCode - Added SUET actions - add missing p9_pm_hcd_flags.h file - address Gerrit comments (including HB) - Rebased (4) Change-Id: I61ae8a644280e0c9e318fdad953715f127b20578 Original-Change-Id: I0b5a94a16b0aff811eb526434ca6d02f51c781a8 RTC: 144279 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/23274 Tested-by: Jenkins Server Tested-by: Auto Mirror Tested-by: Hostboot CI Tested-by: PPE CI Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21398 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2016-03-011-0/+176
Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/21397 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
OpenPOWER on IntegriCloud