summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
diff options
context:
space:
mode:
authorYue Du <daviddu@us.ibm.com>2016-10-20 13:56:29 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-02-27 11:37:42 -0500
commit8e10a9b2dfb0070d821efbd6798705fc18f34b38 (patch)
tree50a2da46100473d7e964d5b13a11628c204ed4ba /src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
parenta35355750ef4b4f4275162a79490449421847b94 (diff)
downloadtalos-hostboot-8e10a9b2dfb0070d821efbd6798705fc18f34b38.tar.gz
talos-hostboot-8e10a9b2dfb0070d821efbd6798705fc18f34b38.zip
Istep4: add enable auto special wakeup after core is up
Change-Id: Ia4e85a2c8054ac2abcd1dca16bd73b28cb48f6c3 Original-Change-Id: I165c99b16998b1c4961008db4bcf054330209e8c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31566 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37042 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H')
-rw-r--r--src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H7
1 files changed, 4 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
index 38058381f..154d7fcfa 100644
--- a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
+++ b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
@@ -275,8 +275,9 @@ enum SLAVE_CONFIG_DEFS
#define EX_1_CME_SCOM_SICR_CLEAR EX_1_CME_SCOM_SICR_SCOM1
#define EX_0_CME_SCOM_SICR_OR EX_0_CME_SCOM_SICR_SCOM2
#define EX_1_CME_SCOM_SICR_OR EX_1_CME_SCOM_SICR_SCOM2
-#define CME_LCL_SICR_OR 0xc0000510
-#define CME_LCL_SICR_CLR 0xc0000518
-#define CME_LCL_SISR 0xc0000520
+#define EX_0_CME_SCOM_LMCR_CLEAR EX_0_CME_SCOM_LMCR_SCOM1
+#define EX_1_CME_SCOM_LMCR_CLEAR EX_1_CME_SCOM_LMCR_SCOM1
+#define EX_0_CME_SCOM_LMCR_OR EX_0_CME_SCOM_LMCR_SCOM2
+#define EX_1_CME_SCOM_LMCR_OR EX_1_CME_SCOM_LMCR_SCOM2
#endif // __P9_HCD_COMMON_H__
OpenPOWER on IntegriCloud