summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H
Commit message (Expand)AuthorAgeFilesLines
* PM: Add atrribute control to SGPE for Core Periodic QuiesceGreg Still2017-09-061-2/+8
* Synchronous stopclk procedure for QuadSoma BhanuTej2017-08-181-0/+2
* PM Lib: HWP p9_pm_force_core_accessAmit Kumar2017-06-221-0/+5
* HW404292: Assert analog fence in cache_chiplet_resetYue Du2017-03-291-0/+2
* p9_pm_pstate_gpe_init and p9_pm_pba_init updates for PGPE bootingGreg Still2017-02-271-1/+10
* HB/IPL: ex_is_abomination workaround for hostbootYue Du2017-02-271-0/+2
* OCC Flags/OCC Scratch UpdatesRahul Batra2017-02-271-6/+0
* Istep4: add enable auto special wakeup after core is upYue Du2017-02-271-3/+4
* cache/core/l2_stopclocks updatesYue Du2017-02-271-2/+2
* Cache HWP: DD1 VCS WorkaroundYue Du2017-02-271-1/+22
* istep 15 changesAmit Kumar2017-02-271-1/+5
* Fapi Implementation of Level2 HWP p9_stopclocksSoma BhanuTej2017-02-271-0/+1
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2017-02-271-0/+8
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2017-02-271-10/+25
* Cache/Core: Istep4 procedure changes for model 9038 and aboveYue Du2017-02-271-72/+43
* p9_block_wakeup_intr Level 2 - fix PPE compilation issueGreg Still2017-02-271-1/+1
* HWP-CACHE/CORE:istep4 procedures updatesYue Du2017-02-271-21/+33
* HWP-CORE/CACHE: Update Istep 4 procedures regressed on model 34Yue Du2017-02-271-10/+53
* L2 stop_gpe_initAmit Kumar2017-02-271-2/+27
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2017-02-271-0/+182
* Removed p9_hcd_common.H because of bad mirrorCorey Swenson2017-02-271-288/+0
* p9_pm_pstate_gpe_init and p9_pm_pba_init updates for PGPE bootingGreg Still2017-02-161-1/+10
* HB/IPL: ex_is_abomination workaround for hostbootYue Du2017-02-101-1/+3
* OCC Flags/OCC Scratch UpdatesRahul Batra2016-12-051-6/+0
* Istep4: add enable auto special wakeup after core is upYue Du2016-11-041-3/+4
* cache/core/l2_stopclocks updatesYue Du2016-10-301-2/+2
* Cache HWP: DD1 VCS WorkaroundYue Du2016-10-121-1/+22
* istep 15 changesAmit Kumar2016-09-251-1/+5
* Fapi Implementation of Level2 HWP p9_stopclocksSoma BhanuTej2016-08-241-0/+1
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2016-07-281-0/+8
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2016-07-121-10/+25
* Cache/Core: Istep4 procedure changes for model 9038 and aboveYue Du2016-06-161-72/+43
* p9_block_wakeup_intr Level 2 - fix PPE compilation issueGreg Still2016-06-011-1/+1
* HWP-CACHE/CORE:istep4 procedures updatesYue Du2016-05-041-21/+33
* HWP-CORE/CACHE: Update Istep 4 procedures regressed on model 34Yue Du2016-03-011-10/+53
* L2 stop_gpe_initAmit Kumar2016-03-011-3/+28
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2016-03-011-0/+176
OpenPOWER on IntegriCloud