summaryrefslogtreecommitdiffstats
path: root/src/import/generic/memory/lib/spd/ddimm/efd_decoder.H
diff options
context:
space:
mode:
authorMark Pizzutillo <Mark.Pizzutillo@ibm.com>2019-06-06 12:25:48 -0500
committerChristian R. Geddes <crgeddes@us.ibm.com>2019-06-24 23:11:46 -0500
commitca414b982877404df7528f9449d4b6690dab3f6b (patch)
tree5971c55e71cd96815695efc3a5cb309288c36586 /src/import/generic/memory/lib/spd/ddimm/efd_decoder.H
parent5ef6025f21421230801cc58d64304a2ed9b8d8a5 (diff)
downloadtalos-hostboot-ca414b982877404df7528f9449d4b6690dab3f6b.tar.gz
talos-hostboot-ca414b982877404df7528f9449d4b6690dab3f6b.zip
Fix exp_draminit phy_params
Change-Id: I624caa1310920daf172d6681e7c760442236070f git-coreq:hostboot:I624caa1310920daf172d6681e7c760442236070f CMVC-Coreq: 1086224 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78469 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78516 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/generic/memory/lib/spd/ddimm/efd_decoder.H')
-rw-r--r--src/import/generic/memory/lib/spd/ddimm/efd_decoder.H10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/import/generic/memory/lib/spd/ddimm/efd_decoder.H b/src/import/generic/memory/lib/spd/ddimm/efd_decoder.H
index 8427b5b88..df0dbed5e 100644
--- a/src/import/generic/memory/lib/spd/ddimm/efd_decoder.H
+++ b/src/import/generic/memory/lib/spd/ddimm/efd_decoder.H
@@ -492,7 +492,7 @@ class base_decoder
}
///
- /// @brief Decodes Initial WR VREF DQ setting -> WR_VREF_DQ_RANGE
+ /// @brief Decodes Initial VREF DQ setting -> WR_VREF_DQ_RANGE
/// @param[out] o_output encoding from SPD
/// @return FAPI2_RC_SUCCESS if okay
///
@@ -503,22 +503,22 @@ class base_decoder
}
///
- /// @brief Decodes Host RD VREF DQ -> PHY_VREF_PERCENT
+ /// @brief Decodes Initial VREF DQ setting -> WR_VREF_DQ_VALUE
/// @param[out] o_output encoding from SPD
/// @return FAPI2_RC_SUCCESS if okay
///
- virtual fapi2::ReturnCode phy_vref_percent(uint8_t& o_output) const
+ virtual fapi2::ReturnCode wr_vref_dq_value(uint8_t& o_output) const
{
o_output = 0;
return fapi2::FAPI2_RC_SUCCESS;
}
///
- /// @brief Decodes Initial WR VREF DQ setting -> WR_VREF_DQ_VALUE
+ /// @brief Decodes Initial PHY VREF -> INIT_PHY_VREF
/// @param[out] o_output encoding from SPD
/// @return FAPI2_RC_SUCCESS if okay
///
- virtual fapi2::ReturnCode wr_vref_dq_value(uint8_t& o_output) const
+ virtual fapi2::ReturnCode init_phy_vref(uint8_t& o_output) const
{
o_output = 0;
return fapi2::FAPI2_RC_SUCCESS;
OpenPOWER on IntegriCloud