summaryrefslogtreecommitdiffstats
path: root/llvm/test/tools/llvm-mca/X86/SLM/resources-sse2.s
Commit message (Expand)AuthorAgeFilesLines
* [X86] Fix SLM v2i64 ADD/Sub/CMPEQ instruction schedulesSimon Pilgrim2019-11-061-9/+9
* [X86] Fix SLM v2f64 ADD/MUL + FP BLEND/HADD instruction schedulesSimon Pilgrim2019-11-061-13/+13
* [X86] Remove the suffix on vcvt[u]si2ss/sd register variants in assembly prin...Craig Topper2019-05-061-4/+4
* [X86] Remove the _alt forms of (V)CMP instructions. Use a combination of cust...Craig Topper2019-03-181-8/+8
* [llvm-mca][X86] Add missing mfence/pinsrw testsSimon Pilgrim2019-01-221-1/+12
* [llvm-mca] Use a different character to flag instructions with side-effects i...Andrea Di Biagio2018-07-111-4/+4
* [llvm-mca] Make sure not to end the test files with an empty line.Roman Lebedev2018-06-041-1/+0
* [X86][SSE] Ensure vector partial load/stores use the WriteVecLoad/WriteVecSto...Simon Pilgrim2018-05-181-3/+3
* [X86][SSE] Ensure float load/stores use the WriteFLoad/WriteFStore scheduler ...Simon Pilgrim2018-05-181-4/+4
* [llvm-mca] Regenerate tests after r332381 and r332361. NFCAndrea Di Biagio2018-05-161-538/+538
* [llvm-mca][x86] Add scalar nt-store instruction testsSimon Pilgrim2018-05-141-1/+8
* [X86][SLM] Vector stores only use the MEC port.Simon Pilgrim2018-05-111-8/+8
* [llvm-mca][x86] Remove addsubpd from SSE2 testsSimon Pilgrim2018-05-071-8/+1
* [X86] Fix scheduling info for (V?)SQRTPDm on silvermont.Clement Courbet2018-05-021-2/+2
* [llvm-mca][X86] Add SSE resource tests to all modelsSimon Pilgrim2018-04-211-0/+950
OpenPOWER on IntegriCloud