summaryrefslogtreecommitdiffstats
path: root/llvm/test/tools/llvm-mca/X86/Haswell/resources-x86_64.s
Commit message (Expand)AuthorAgeFilesLines
* [MCA][X86] Add tests for LOCK variants of standard X86 arithmetic opsSimon Pilgrim2019-08-201-1/+382
* [X86] Move scheduling tests for CMPXCHG to the corresponding resources-x86_64...Andrea Di Biagio2019-08-191-1/+13
* [X86] Correct scheduler information for rotate by constant for Haswell, Broad...Craig Topper2019-03-071-17/+17
* [X86] Model ADC/SBB with immediate 0 more accurately in the Haswell scheduler...Craig Topper2019-03-071-13/+13
* [llvm-mca][X86] Add ADC/SBB with zero test casesSimon Pilgrim2019-03-061-1/+73
* [llvm-mca][X86] Add missing enter/leave, invlpg/invlpga, rdmsr/wrmsr, rdpmc a...Simon Pilgrim2019-01-221-1/+33
* [X86] ROR*mCL instruction models should match ROL*mCL etc.Simon Pilgrim2018-09-231-9/+9
* [X86] MCA tests for XCHG*, XADD* and CMPXCHG* instructionsAndrew V. Tischenko2018-08-071-1/+94
* [llvm-mca][x86] Add SET/TEST instruction resource testsSimon Pilgrim2018-08-011-1/+180
* [llvm-mca][x86] Add more x86-64 system instruction resource testsSimon Pilgrim2018-08-011-1/+92
* [llvm-mca][x86] Add CMPS/LODS/MOVS/STOS string instruction resource testsSimon Pilgrim2018-08-011-1/+53
* [llvm-mca][x86] Add STC + STD instruction resource testsSimon Pilgrim2018-08-011-1/+8
* [llvm-mca][x86] Add movsx/movzx instructions to general x86_64 resource testsSimon Pilgrim2018-07-201-1/+70
* [llvm-mca][x86] Add extend, carry-flag and CMP instructions to general x86_64...Simon Pilgrim2018-07-171-1/+120
* [llvm-mca][x86] Add BSWAP resource testsSimon Pilgrim2018-07-171-1/+8
* [llvm-mca] Use a different character to flag instructions with side-effects i...Andrea Di Biagio2018-07-111-18/+18
* [MCA][X86][NFC] Add BSF/BSR resource testsRoman Lebedev2018-07-081-1/+40
* [X86] Add sched class WriteLAHFSAHF and fix values.Clement Courbet2018-06-201-1/+9
* [X86] Fix NOOP sched overrides on BDW/HSW/SKL.Clement Courbet2018-06-181-8/+8
* [llvm-mca][x86] Fix all resources-x86_64.s tests to use different registers i...Simon Pilgrim2018-06-061-195/+195
* [CodeGen] assume max/default throughput for unspecified instructionsSanjay Patel2018-06-051-13/+13
* [llvm-mca] Make sure not to end the test files with an empty line.Roman Lebedev2018-06-041-1/+0
* [X86][Sched] Add InstRW for CLC on Intel after SNB.Clement Courbet2018-05-291-0/+4
* [llvm-mca] Regenerate tests after r332381 and r332361. NFCAndrea Di Biagio2018-05-161-1090/+1090
* [llvm-mca][x86] Add and/not/or/xor instruction testsSimon Pilgrim2018-05-141-1/+308
* [llvm-mca][x86] Add div/idiv, mul/imul and inc/dec/neg/nop instruction testsSimon Pilgrim2018-05-081-1/+255
* [llvm-mca][X86] Add BT resource tests to all modelsSimon Pilgrim2018-04-291-1/+148
* [llvm-mca][X86] Add add/adc + sub/sbb resource tests to all modelsSimon Pilgrim2018-04-291-1/+377
* [llvm-mca][X86] Add double shift resource tests to all relevant modelsSimon Pilgrim2018-04-281-1/+76
* [llvm-mca][X86] Add shift/rotate resource tests to all relevant modelsSimon Pilgrim2018-04-281-0/+548
OpenPOWER on IntegriCloud