summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopVectorize/PowerPC
Commit message (Expand)AuthorAgeFilesLines
* [ppc] Correctly compute the cost of loading 32/64 bit memory into VSRGuozhi Wei2016-12-031-0/+140
* [LV] Scalarize instructions marked scalar after vectorizationMatthew Simpson2016-09-262-3/+3
* Recommit the patch "Use uniforms set to populate VecValuesToIgnore".Wei Mi2016-07-191-1/+1
* Revert rL275912.Wei Mi2016-07-181-1/+1
* Use uniforms set to populate VecValuesToIgnore.Wei Mi2016-07-181-1/+1
* [InstCombine] scalarizePHI should not assume the code it sees has been CSE'dMichael Kuperstein2016-06-061-1/+1
* [LV] For some IVs, use vector phis instead of widening in the loop bodyMichael Kuperstein2016-06-011-1/+1
* [LoopVectorize] Don't vectorize loops when everything will be scalarizedHal Finkel2016-03-301-0/+62
* Fix tests that used CHECK-NEXT-NOT and CHECK-DAG-NOT.Paul Robinson2016-02-262-2/+6
* [LV] Fix PR26600: avoid out of bounds loads for interleaved access vectorizationSilviu Baranga2016-02-191-1/+7
* [PowerPC] Enable interleaved-access vectorizationHal Finkel2015-09-041-0/+30
* [PowerPC] Always use aggressive interleaving on the A2Hal Finkel2015-09-031-0/+40
* Do not restrict interleaved unrolling to small loops, depending on the target.Olivier Sallenave2015-03-061-0/+73
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-272-6/+6
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-02-272-4/+4
* Check interleaving without relying on debug output.Olivier Sallenave2015-02-131-3/+14
* llvm/test/Transforms/LoopVectorize/PowerPC/small-loop-rdx.ll REQUIRES +Assert...NAKAMURA Takumi2015-02-131-0/+1
* Change max interleave factor to 12 for POWER7 and POWER8.Olivier Sallenave2015-02-121-0/+35
* Reduce verbiage of lit.local.cfg filesAlp Toker2014-06-091-2/+1
* [LoopVectorizer] Count dependencies of consecutive pointers as uniformsHal Finkel2014-04-022-0/+55
OpenPOWER on IntegriCloud