summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/RISCV/rv32c-invalid.s
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Improve assembler missing feature warningsSimon Cook2019-12-101-4/+4
* [RISCV] Add support for RVC HINT instructionsLuis Marques2019-08-211-8/+9
* [RISCV][MC] Reject bare symbols for the simm6 and simm6nonzero operand typesAna Pazos2018-09-131-0/+9
* [RISCV] Implement c.lui immediate operand constraintShiva Chen2018-02-221-3/+5
* [RISCV] Fix c.addi and c.addi16sp immediate constraints which should be non-zeroShiva Chen2018-02-021-4/+9
* [RISCV] Change shift amount operand of RVC shift instructions to uimmlog2xlen...Alex Bradbury2017-12-151-1/+1
* [RISCV] MC layer support for the remaining RVC instructionsAlex Bradbury2017-12-131-0/+45
* [RISCV] MC layer support for the jump/branch instructions of the RVC extensionAlex Bradbury2017-12-071-0/+13
* [RISCV] MC layer support for load/store instructions of the C (compressed) ex...Alex Bradbury2017-12-071-0/+18
OpenPOWER on IntegriCloud