summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Adding memb instruction. Fixing whitespace in test from 224730.Colin LeMahieu2014-12-221-0/+12
* [Hexagon] Adding classes and load unsigned byte instruction, updating usages.Colin LeMahieu2014-12-221-0/+14
* [Hexagon] Removing old variants of instructions and updating references.Colin LeMahieu2014-12-191-0/+2
* [Hexagon] Adding bit extraction and table indexing instructions.Colin LeMahieu2014-12-191-0/+16
* [Hexagon] Adding bit insertion instructions.Colin LeMahieu2014-12-191-0/+8
* [Hexagon] Adding more xtype shift instructions.Colin LeMahieu2014-12-192-0/+22
* [Hexagon] Adding xtype shift instructions.Colin LeMahieu2014-12-192-0/+132
* [Hexagon] Adding transfers to and from control registers.Colin LeMahieu2014-12-191-1/+5
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-191-0/+20
* Reverting 224550, was not ready for commit.Colin LeMahieu2014-12-181-20/+0
* [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions.Colin LeMahieu2014-12-181-0/+20
* [Hexagon] Updating doubleword shift usages to new versions.Colin LeMahieu2014-12-161-0/+8
* [Hexagon] Adding tstbit/bitclr/bitset instructions.Colin LeMahieu2014-12-161-0/+10
* [Hexagon] Adding bit count and twiddling instructions.Colin LeMahieu2014-12-161-0/+30
* [Hexagon] Adding asr/lsr/asl reg/imm, asl with saturation, asr with rounding....Colin LeMahieu2014-12-163-0/+22
* [Hexagon] Adding absolute value, and negate with saturationColin LeMahieu2014-12-162-3/+9
* [Hexagon] Adding saturate and swizzle instructions.Colin LeMahieu2014-12-161-0/+14
* [mips][microMIPS] Implement SWP and LWP instructionsZoran Jovanovic2014-12-162-0/+12
* Add disassembler tests for mips4 platform. There are no functional changes.Vladimir Medic2014-12-163-0/+500
* [Hexagon] Adding doubleword multiplies with and without accumulation.Colin LeMahieu2014-12-161-0/+12
* [Hexagon] Adding halfword to doubleword multiplies.Colin LeMahieu2014-12-151-0/+24
* [Hexagon] Adding logical-logical accumulation instructions and tests.Colin LeMahieu2014-12-151-0/+12
* [Hexagon] Adding a number of additional multiply forms with tests.Colin LeMahieu2014-12-151-0/+20
* [Hexagon] Adding misc multiply encodings and tests.Colin LeMahieu2014-12-151-0/+10
* [Hexagon] Adding doubleworld accumulating multiplies of halfwords.Colin LeMahieu2014-12-151-0/+32
* [Hexagon] Adding accumulating half word multiplies.Colin LeMahieu2014-12-151-0/+48
* [Hexagon] Adding multiply with rnd/sat/rndsatColin LeMahieu2014-12-151-0/+32
* [Hexagon] Adding encoding bits for halfword multiplies.Colin LeMahieu2014-12-151-0/+10
* Move mips1 tests to test/MC/Disassembler/Mips/mips1Reid Kleckner2014-12-153-0/+0
* Add disassembler tests for mips3 platform. There are no functional changes.Vladimir Medic2014-12-152-0/+418
* Add disassembler tests for mips2 platform. There are no functional changes.Vladimir Medic2014-12-152-0/+318
* This is the first in a series of patches that add missing disassembler tests ...Vladimir Medic2014-12-153-0/+237
* [Hexagon] Adding double word add/min/minu/max/maxu instructions and tests.Colin LeMahieu2014-12-121-0/+14
* [Hexagon] Adding J class call instructions.Colin LeMahieu2014-12-121-0/+8
* [Hexagon] Adding encoding information for sign extend word instruction.Colin LeMahieu2014-12-111-0/+2
* [Hexagon] Adding combine ri/ir instructions.Colin LeMahieu2014-12-101-0/+4
* [Hexagon] Adding encodings for JR class instructions. Updating complier usages.Colin LeMahieu2014-12-101-0/+20
* [Hexagon] Adding JR class predicated call reg instructions.Colin LeMahieu2014-12-101-0/+6
* [Hexagon] Fixing broken tests.Colin LeMahieu2014-12-092-13/+13
* [Hexagon] Updating rr/ri 32/64 transfer encodings and adding tests.Colin LeMahieu2014-12-092-0/+22
* [Hexagon] Adding word combine dot-new form and replacing old combine opcode.Colin LeMahieu2014-12-091-0/+6
* [Hexagon] Updating predicate register transfers and adding tstbit to allow se...Colin LeMahieu2014-12-091-0/+4
* [Hexagon] Adding any8, all8, and/or/xor/andn/orn/not predicate register forms...Colin LeMahieu2014-12-082-0/+22
* [Hexagon] Fixing broken test.Colin LeMahieu2014-12-081-1/+1
* [Hexagon] Adding xtype doubleword add, sub, and, or, xor and patterns.Colin LeMahieu2014-12-081-0/+10
* [Hexagon] Adding xtype doubleword comparisons. Removing unused multiclass.Colin LeMahieu2014-12-081-0/+8
* [Hexagon] Adding xtype parity, min, minu, max, maxu instructions.Colin LeMahieu2014-12-082-0/+12
* [Hexagon] Adding xtype halfword add/sub ll/hl/lh/hh/sat/<<16 instructions.Colin LeMahieu2014-12-081-0/+50
* [Hexagon] Adding add/sub with saturation. Removing unused def. Cleaning up ...Colin LeMahieu2014-12-081-0/+4
* [Hexagon] Adding combine reg, reg with predicated forms.Colin LeMahieu2014-12-082-0/+6
OpenPOWER on IntegriCloud