summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Switch to the Machine SchedulerLuis Marques2019-09-171-4/+4
* Revert Patch from PhabricatorLuis Marques2019-09-171-4/+4
* Patch from PhabricatorLuis Marques2019-09-171-4/+4
* [RISCV][NFC] Add nounwind attribute to functions missing it in test/CodeGen/R...Alex Bradbury2019-05-231-2/+2
* [RISCV] Separate base from offset in lowerGlobalAddressSameer AbuAsal2018-05-171-12/+12
* [RISCV] Implement isZextFreeAlex Bradbury2018-04-261-10/+7
* [RISCV] Add test case showing suboptimal codegen when loading unsigned char/s...Alex Bradbury2018-04-261-0/+79
OpenPOWER on IntegriCloud