summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/R600/xor.ll
Commit message (Expand)AuthorAgeFilesLines
* R600: Call EmitFunctionHeader() in the AsmPrinter to populate the ELF symbol ...Tom Stellard2014-10-011-15/+15
* R600/SI: Enable selecting SALU inside branchesTom Stellard2014-09-241-2/+1
* R600/SI: Use VALU for i1 XORTom Stellard2014-07-211-1/+1
* R600/SI: Add a VALU pattern for i64 xorTom Stellard2014-06-201-0/+26
* R600/SI: Keep 64-bit not on SALUMatt Arsenault2014-06-091-0/+40
* R600/SI: Match not instruction.Matt Arsenault2014-04-091-0/+18
* R600/SI: Move instruction patterns to scalar versions.Matt Arsenault2014-03-211-0/+18
* R600/SI: Change formatting of printed registers.Matt Arsenault2013-11-121-7/+7
* R600/SI: Use -verify-machineinstrs for most testsTom Stellard2013-10-101-1/+1
* R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune2013-09-041-7/+7
* R600/SI: Add pattern for xor of i1Michel Danzer2013-08-161-0/+17
* R600/SI: Expand xor v2i32/v4i32Aaron Watry2013-06-251-7/+33
* R600: Expand vector or, shl, srl, and xor nodesTom Stellard2013-05-031-0/+13
OpenPOWER on IntegriCloud