summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/csr-split.ll
Commit message (Expand)AuthorAgeFilesLines
* [PowerPC] Modify the hasSideEffects of MTLR and MFLR from 1 to 0Kang Zhang2019-12-261-3/+3
* [NFC][PowerPC] Consolidate testing of common linkage symbolsJinsong Ji2019-09-201-1/+1
* [NFC][Regalloc] Add testcases for D66576Zi Xuan Wu2019-08-261-0/+263
OpenPOWER on IntegriCloud