index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
test
/
CodeGen
/
MIR
/
Mips
Commit message (
Expand
)
Author
Age
Files
Lines
*
[MIParser] Set RegClassOrRegBank during instruction parsing
Petar Avramovic
2019-10-22
1
-9
/
+7
*
[MIPS GlobalISel] Select MSA vector generic and builtin add
Petar Avramovic
2019-10-22
2
-0
/
+68
*
Followup on Proposal to move MIR physical register namespace to '$' sigil.
Puyan Lotfi
2018-01-31
2
-52
/
+52
*
[MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.
Puyan Lotfi
2018-01-10
2
-5
/
+5
*
MIRParser: Use shorter cfi identifiers
Matthias Braun
2016-07-26
1
-6
/
+6
*
llc: Add support for -run-pass none
Matthias Braun
2016-07-16
2
-2
/
+2
*
[MIR] Print on the given output instead of stderr.
Quentin Colombet
2016-07-13
1
-1
/
+1
*
[mips][mips16] Fix machine verifier errors about incorrect register classes o...
Daniel Sanders
2016-06-16
1
-6
/
+6
*
When printing MIR, output to errs() rather than outs().
Justin Lebar
2016-02-19
1
-1
/
+1
*
[mips][mips16] MIPS16 is not a CPU/Architecture but is an ASE.
Daniel Sanders
2015-10-15
2
-2
/
+2
*
MIR Serialization: Change syntax for the call entry pseudo source values.
Alex Lorenz
2015-08-20
2
-6
/
+47
*
MIR Serialization: Serialize the external symbol call entry pseudo source
Alex Lorenz
2015-08-14
1
-0
/
+55
*
MIR Serialization: Serialize the global value call entry pseudo source values.
Alex Lorenz
2015-08-14
2
-0
/
+49