diff options
| author | Puyan Lotfi <puyan@puyan.org> | 2018-01-10 00:56:48 +0000 |
|---|---|---|
| committer | Puyan Lotfi <puyan@puyan.org> | 2018-01-10 00:56:48 +0000 |
| commit | fe6c9cbb2440be652b9f7697bf945323e28a9fe4 (patch) | |
| tree | 95121243a6264879b6225330f250d4dc9b1a0eaf /llvm/test/CodeGen/MIR/Mips | |
| parent | 20db381b9056651dee80dd85c7a75894bb6bf31d (diff) | |
| download | bcm5719-llvm-fe6c9cbb2440be652b9f7697bf945323e28a9fe4.tar.gz bcm5719-llvm-fe6c9cbb2440be652b9f7697bf945323e28a9fe4.zip | |
[MIR] Repurposing '$' sigil used by external symbols. Replacing with '&'.
Planning to add support for named vregs. This puts is in a conundrum since
physregs are named as well. To rectify this we need to use a sigil other than
'%' for physregs in MIR. We've settled on using '$' for physregs but first we
must repurpose it from external symbols using it, which is what this commit is
all about. We think '&' will have familiar semantics for C/C++ users.
llvm-svn: 322146
Diffstat (limited to 'llvm/test/CodeGen/MIR/Mips')
| -rw-r--r-- | llvm/test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir | 2 | ||||
| -rw-r--r-- | llvm/test/CodeGen/MIR/Mips/memory-operands.mir | 8 |
2 files changed, 5 insertions, 5 deletions
diff --git a/llvm/test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir b/llvm/test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir index cc7a96ff50c..33a4136ceb8 100644 --- a/llvm/test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir +++ b/llvm/test/CodeGen/MIR/Mips/expected-global-value-or-symbol-after-call-entry.mir @@ -27,7 +27,7 @@ body: | liveins: %a0, %ra Save16 %ra, 24, implicit-def %sp, implicit %sp - %v0, %v1 = GotPrologue16 $_gp_disp, $_gp_disp + %v0, %v1 = GotPrologue16 &_gp_disp, &_gp_disp %v0 = SllX16 killed %v0, 16 %v0 = AdduRxRyRz16 killed %v1, killed %v0 ; CHECK: [[@LINE+1]]:67: expected a global value or an external symbol after 'call-entry' diff --git a/llvm/test/CodeGen/MIR/Mips/memory-operands.mir b/llvm/test/CodeGen/MIR/Mips/memory-operands.mir index 0e465e82b33..62cddcf5588 100644 --- a/llvm/test/CodeGen/MIR/Mips/memory-operands.mir +++ b/llvm/test/CodeGen/MIR/Mips/memory-operands.mir @@ -46,7 +46,7 @@ body: | Save16 %ra, 24, implicit-def %sp, implicit %sp CFI_INSTRUCTION def_cfa_offset 24 CFI_INSTRUCTION offset %ra_64, -4 - %v0, %v1 = GotPrologue16 $_gp_disp, $_gp_disp + %v0, %v1 = GotPrologue16 &_gp_disp, &_gp_disp %v0 = SllX16 killed %v0, 16 %v0 = AdduRxRyRz16 killed %v1, killed %v0 ; CHECK-LABEL: name: test @@ -84,13 +84,13 @@ body: | CFI_INSTRUCTION offset %ra_64, -4 CFI_INSTRUCTION offset %s2_64, -8 CFI_INSTRUCTION offset %s0_64, -12 - %v0, %v1 = GotPrologue16 $_gp_disp, $_gp_disp + %v0, %v1 = GotPrologue16 &_gp_disp, &_gp_disp %v0 = SllX16 killed %v0, 16 %s0 = AdduRxRyRz16 killed %v1, killed %v0 %v0 = LwRxRyOffMemX16 %s0, @g :: (load 4 from call-entry @g) ; CHECK-LABEL: test2 - ; CHECK: %v1 = LwRxRyOffMemX16 %s0, $__mips16_call_stub_sf_0 :: (load 4 from call-entry $__mips16_call_stub_sf_0) - %v1 = LwRxRyOffMemX16 %s0, $__mips16_call_stub_sf_0 :: (load 4 from call-entry $__mips16_call_stub_sf_0) + ; CHECK: %v1 = LwRxRyOffMemX16 %s0, &__mips16_call_stub_sf_0 :: (load 4 from call-entry &__mips16_call_stub_sf_0) + %v1 = LwRxRyOffMemX16 %s0, &__mips16_call_stub_sf_0 :: (load 4 from call-entry &__mips16_call_stub_sf_0) %gp = COPY %s0 JumpLinkReg16 killed %v1, csr_o32, implicit-def %ra, implicit %v0, implicit killed %gp, implicit-def %sp, implicit-def %v0 %v1 = LwRxRyOffMemX16 %s0, @__mips16_ret_sf :: (load 4 from call-entry @__mips16_ret_sf) |
