summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Allow truncs as sources in ARM CGPSam Parker2018-09-131-1/+0
* [ARM] Fix FixConst for ARMCodeGenPrepareSam Parker2018-09-131-1/+10
* ARM: align loops to 4 bytes on Cortex-M3 and Cortex-M4.Tim Northover2018-09-131-0/+49
* [ARM] Tighten f64<->f16 conversion requirementsDiogo N. Sampaio2018-09-122-0/+29
* [ARM] Exchange MAC operands in ARMParallelDSPSam Parker2018-09-123-0/+737
* [ARM] Allow bitcasts in ARMCodeGenPrepareSam Parker2018-09-121-0/+44
* [ARM] Add smlald support in ARMParallelDSPSam Parker2018-09-113-0/+364
* ARM: fix Thumb2 CodeGen for ldrex with folded frame-index.Tim Northover2018-09-072-0/+121
* The initial .text section generated in object files was missing theEric Christopher2018-09-061-0/+3
* [DAGCombiner] try to convert pow(x, 0.25) to sqrt(sqrt(x))Sanjay Patel2018-09-051-0/+92
* [MinGW] [ARM] Add stubs for potential automatic dllimported variablesMartin Storsjo2018-08-313-4/+85
* [CodeGen] emit inline asm clobber list warnings for reserved (cont)Ties Stuij2018-08-301-0/+27
* Fix "Q" and "R" inline assembly template modifiers for big-endian ArmFlorian Hahn2018-08-301-0/+10
* [GlobalMerge] Fix GlobalMerge on bss external global variables.Huihui Zhang2018-08-301-0/+65
* [ARM] Lower llvm.ctlz.i32 to a libcall when clz is not available.Eli Friedman2018-08-221-3/+5
* [ARM] Avoid injecting constant islands in movw+movt pairs on WindowsMartin Storsjo2018-08-221-0/+902
* [ARM] Handle all-ones mask explicitly in targetShrinkDemandedConstant.Eli Friedman2018-08-221-0/+35
* [ARM] Rotated operand patterns for *xtb16Sam Parker2018-08-221-0/+143
* [DAGCombiner] Reduce load widths of shifted masksSam Parker2018-08-211-25/+514
* [SelectionDAG] Improve the legalisation lowering of UMULO.Eli Friedman2018-08-162-0/+279
* [ARM] Ignore GEPs in ARMCodeGenPrepareSam Parker2018-08-161-0/+51
* [ARM] Allow zext in ARMCodeGenPrepareSam Parker2018-08-162-13/+18
* [ARM] Allow signed icmps in ARMCodeGenPrepareSam Parker2018-08-162-1/+100
* Revert "[ARM] Allow signed icmps in ARMCodeGenPrepare"Vitaly Buka2018-08-151-100/+0
* [ARM] TypeSize lower bound for ARMCodeGenPrepareSam Parker2018-08-151-0/+24
* [ARM] Allow signed icmps in ARMCodeGenPrepareSam Parker2018-08-151-0/+100
* [ARM] Allow pointer values in ARMCodeGenPrepareSam Parker2018-08-153-178/+297
* [ARM] Added FP16 VREV Vector Instrinsic CodeGen supportLuke Geeson2018-08-131-13/+11
* [ARM] Adjust AND immediates to make them cheaper to select.Eli Friedman2018-08-105-14/+10
* [ARM] Disallow zexts in ARMCodeGenPrepareSam Parker2018-08-104-281/+343
* [ARM] Replace processor check with featureEvandro Menezes2018-08-091-10/+13
* [ARM] FP16: codegen support for VTRNSjoerd Meijer2018-08-091-19/+23
* [ADT] Normalize empty triple componentsPetr Hosek2018-08-081-8/+8
* [ARM] Avoid spilling lr with Thumb1 tail calls.Eli Friedman2018-08-081-30/+137
* revert tests of '[CodeGen] emit inline asm clobber list warnings for reserved'Ties Stuij2018-08-081-27/+0
* [CodeGen] emit inline asm clobber list warnings for reservedTies Stuij2018-08-081-0/+27
* [ARM][NFC] Replaced tab-characters in test file vtrn.llSjoerd Meijer2018-08-081-100/+100
* [ARM] FP16: codegen support for VEXTSjoerd Meijer2018-08-081-12/+18
* [ARM] FP16: vector vmov and vdup supportSjoerd Meijer2018-08-081-52/+72
* [ARM] FP16: vector VMUL variantsSjoerd Meijer2018-08-081-34/+44
* [ARM] FP16: support vector INT_TO_FP and FP_TO_INTSjoerd Meijer2018-08-081-43/+65
* Support inline asm with multiple 64bit output in 32bit GPRThomas Preud'homme2018-08-082-122/+307
* [ARM] FP16: support the vector vmin and vmax variantsSjoerd Meijer2018-08-082-32/+350
* [ARM] FP16: codegen support for VACGTSjoerd Meijer2018-08-071-27/+17
* [ARM][NFC] Replaced tab characters in test file vfcmp.ll.Sjoerd Meijer2018-08-071-55/+55
* [ARM] FP16: support vector zip and unzipSjoerd Meijer2018-08-031-36/+48
* [ARM] FP16: support VFMASjoerd Meijer2018-08-031-24/+38
* [ARM][NFC] Follow up of r338568Sjoerd Meijer2018-08-021-75/+120
* [GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per V...Alexander Ivchenko2018-08-021-36/+13
* [ARM] Armv8.2-A FP16 vector intrinsics testsSjoerd Meijer2018-08-011-0/+1148
OpenPOWER on IntegriCloud