summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Allow truncs as sources in ARM CGPSam Parker2018-09-131-1/+0
* [ARM] Fix FixConst for ARMCodeGenPrepareSam Parker2018-09-131-1/+10
* [MC/Dwarf] Unclamp DWARF linetables format on Darwin.Jonas Devlieghere2018-09-132-6/+0
* AMDGPU: Fix not preserving alignent in call setupsMatt Arsenault2018-09-131-0/+50
* DAG: Fix expansion of unaligned FP loads and storesMatt Arsenault2018-09-131-0/+64
* AMDGPU: Fix some outdated datalayouts in testsMatt Arsenault2018-09-137-42/+3
* ARM: align loops to 4 bytes on Cortex-M3 and Cortex-M4.Tim Northover2018-09-131-0/+49
* [AMDGPU] Preliminary patch for divergence driven instruction selection. L...Alexander Timofeev2018-09-131-0/+23
* [X86] Type legalize v2i32 div/rem by scalarizing rather than promotingCraig Topper2018-09-132-401/+365
* [Hexagon] Use shuffles when lowering "gather" shufflevectorsKrzysztof Parzyszek2018-09-121-0/+121
* [WebAssembly] Make tied inline asm operands work againHeejin Ahn2018-09-121-0/+9
* Guard FMF context by excluding some FP operators from FPMathOperatorMichael Berg2018-09-121-2/+1
* AMDGPU: Re-apply r341982 after fixing the layering issueKonstantin Zhuravlyov2018-09-121-0/+8
* [WebAssembly] SIMD comparisonsThomas Lively2018-09-121-0/+644
* [ARM] Tighten f64<->f16 conversion requirementsDiogo N. Sampaio2018-09-122-0/+29
* [X86] Remove isel patterns for ADCX instructionCraig Topper2018-09-125-215/+106
* [AArch64] Implement aarch64_vector_pcs codegen support.Sander de Smalen2018-09-121-0/+253
* [ARM] Exchange MAC operands in ARMParallelDSPSam Parker2018-09-123-0/+737
* [ARM] Allow bitcasts in ARMCodeGenPrepareSam Parker2018-09-121-0/+44
* Revert "AMDGPU: Move isa version and EF_AMDGPU_MACH_* determination into Targ...Ilya Biryukov2018-09-121-8/+0
* [X86] Teach X86SelectionDAGInfo::EmitTargetCodeForMemcpy about GNUX32Craig Topper2018-09-121-0/+47
* [MachineOutliner] Add codegen size remarks to the MachineOutlinerJessica Paquette2018-09-111-0/+81
* add IR flags to MIMichael Berg2018-09-111-5/+6
* AMDGPU: Move isa version and EF_AMDGPU_MACH_* determinationKonstantin Zhuravlyov2018-09-111-0/+8
* [X86] Prefer unpckhpd over movhlps in isel for fake unary casesCraig Topper2018-09-1121-250/+250
* [X86] Teach X86FastISel::X86SelectRet to use EAX for the sret pointer in GNUX32Craig Topper2018-09-111-0/+23
* [GlobalISel] Lower dbg.declare into indirect DBG_VALUEJosh Stone2018-09-112-3/+68
* [DagCombine][NFC] Some more tests fo for X % C == 0 (UREM case) transformRoman Lebedev2018-09-116-4/+1823
* [MIPS] Fix illegal type assert in single-float modeSimon Atanasyan2018-09-111-0/+52
* [Hexagon] [Test] Remove undef and infinite loop from testRoman Lebedev2018-09-111-5/+5
* [ARM] Add smlald support in ARMParallelDSPSam Parker2018-09-113-0/+364
* [AArch64] test codegen for unsigned saturated add; NFCSanjay Patel2018-09-111-0/+729
* [AMDGPU] Preliminary patch for divergence driven instruction selection. Immed...Alexander Timofeev2018-09-1148-467/+429
* [mips] Add a pattern for 64-bit GPR variant of the `rdhwr` instructionSimon Atanasyan2018-09-111-4/+4
* [X86] In combineMOVMSK, look through int->fp bitcasts before callling Simplif...Craig Topper2018-09-111-98/+30
* [X86] Add test cases inspired by PR38840.Craig Topper2018-09-111-0/+4058
* AMDGPU: Fix r600 testMatt Arsenault2018-09-111-1/+1
* AMDGPU: Don't error on out of bounds address spacesMatt Arsenault2018-09-111-0/+19
* [X89] Explicitly enable aes in aes-schedule.ll to fix failures after r341861.Craig Topper2018-09-101-18/+18
* [x86] test codegen for unsigned saturated add; NFCSanjay Patel2018-09-101-0/+949
* [AMDGPU] Preliminary patch for divergence driven instruction selection. I...Alexander Timofeev2018-09-101-0/+185
* [MIPS GlobalISel] Select icmpPetar Jovanovic2018-09-104-0/+1063
* AMDGPU: Stop reporting is-noop addrspacecast for constant 32-bitMatt Arsenault2018-09-101-0/+7
* DAG: Handle odd vector sizes in calling conv splittingMatt Arsenault2018-09-107-35/+59
* [AMDGPU] Prevent sequences of non-instructions disrupting GCNHazardRecognizer...Carl Ritson2018-09-101-0/+67
* AMDGPU: Fix tests using old number for constant address spaceMatt Arsenault2018-09-1030-121/+121
* AMDGPU: Use GOT PSV since it has an address space nowMatt Arsenault2018-09-101-2/+2
* AMDGPU: Don't abort on unknown addrspace argumentMatt Arsenault2018-09-101-0/+11
* [X86] Custom type legalize (v2i32 (fp_to_uint v2f64))) without avx512vl by wi...Craig Topper2018-09-091-86/+310
* [SelectionDAG] enhance vector demanded elements to look at a vector select co...Sanjay Patel2018-09-099-134/+35
OpenPOWER on IntegriCloud