summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* test commitValery Pykhtin2016-03-041-1/+1
* Make headers self-contained again.Benjamin Kramer2016-03-041-0/+1
* AMDGPU/SI: add llvm.amdgcn.image.atomic.* intrinsicsNikolay Haustov2016-03-044-32/+169
* [X86][AVX512BW] Fixed 512-bit PSHUFB shuffle mask decode and added combine test.Simon Pilgrim2016-03-031-3/+3
* [X86][AVX] Better support for the variable mask form of VPERMILPD/VPERMILPSSimon Pilgrim2016-03-033-19/+35
* [X86] Tidied up 256-bit -> 2 x 128-bit vector shift extraction.Simon Pilgrim2016-03-031-14/+2
* [X86] Pulled out repeated code testing for constant vector shift amount. NFCI.Simon Pilgrim2016-03-031-8/+6
* MCU target has its own ABI, however X86 interrupt handler calling convention ...Amjad Aboud2016-03-031-1/+3
* [X86] Don't assume that shuffle non-mask operands starts at #0.Ahmed Bougacha2016-03-032-32/+68
* [AArch64] fold 'isPositive' vector integer operations (PR26819)Sanjay Patel2016-03-031-1/+30
* AVX512: Combine AND + TESTM instructions .Igor Breger2016-03-033-8/+25
* [X86][SSE] Improve vector ZERO_EXTEND by combining to ZERO_EXTEND_VECTOR_INREGSimon Pilgrim2016-03-031-9/+24
* Revert "[ARM] Merging 64-bit divmod lib calls into one"Renato Golin2016-03-031-9/+0
* [LLVM][AVX512] PSRLWI Chnage imm8 to intMichael Zuckerman2016-03-031-3/+3
* AMDGPU: Insert two S_NOP instructions for every high level source statement.Tom Stellard2016-03-034-0/+110
* AMDGPU/SI: Don't try to move scratch wave offset when there are no free SGPRsTom Stellard2016-03-031-3/+15
* [X86] Enable forwarding bool arguments in tail calls (PR26305)Hans Wennborg2016-03-031-0/+20
* [PPCVSXFMAMutate] Temporarily disable this passTim Shen2016-03-031-2/+8
* [X86] Don't give catch objects a displacement of zeroDavid Majnemer2016-03-033-1/+23
* AMDGPU: Simplify boolean conditional return statementsMatt Arsenault2016-03-027-44/+19
* [ARM] Merging 64-bit divmod lib calls into oneRenato Golin2016-03-021-0/+9
* Revert "[X86] Elide references to _chkstk for dynamic allocas"Reid Kleckner2016-03-021-29/+9
* ARM: Introduce conservative load/store optimization modeMatthias Braun2016-03-021-0/+34
* [AArch64] Enable non-leaf frame pointer elimination.Geoff Berry2016-03-022-9/+7
* [LLVM][AVX512]PSRAWI Change imm8 to int.Michael Zuckerman2016-03-021-9/+9
* [X86][SSE] Lower 128-bit MOVDDUP with existing VBROADCAST mechanismsSimon Pilgrim2016-03-021-39/+51
* Revert "[AMDGPU] table-driven parser/printer for amd_kernel_code_t structure ...Nikolay Haustov2016-03-024-370/+0
* Revert "[AMDGPU] Using table-driven amd_kernel_code_t field parser in assembl...Nikolay Haustov2016-03-022-8/+157
* [AMDGPU] Using table-driven amd_kernel_code_t field parser in assembler.Nikolay Haustov2016-03-022-157/+8
* [AMDGPU] table-driven parser/printer for amd_kernel_code_t structure fieldsNikolay Haustov2016-03-024-0/+370
* [X86] Remove unnecessary call to isReg from emitter's DestMem handling for VE...Craig Topper2016-03-021-7/+5
* [X86] Make X86MCCodeEmitter::DetermineREXPrefix locate operands more like how...Craig Topper2016-03-021-54/+50
* [X86] Permit reading of the FLAGS register without it being previously definedDavid Majnemer2016-03-022-3/+8
* [X86] Remove assertion I accidentally left in.Craig Topper2016-03-021-1/+0
* [X86] Be more structured about how we capture the register number when it is ...Craig Topper2016-03-021-41/+39
* [X86] Use MCPhysReg and uint16_t for static arrays of registers and opcodes r...Craig Topper2016-03-025-16/+16
* AMDGPU: Fix bug 26659.Matt Arsenault2016-03-021-1/+1
* AMDGPU: Cleanup suggested in bug 23960Matt Arsenault2016-03-021-6/+3
* Bug 20810: Use report_fatal_error instead of unreachableMatt Arsenault2016-03-021-6/+6
* [NFC] Convert tabs to spaces.Colin LeMahieu2016-03-011-2/+2
* AArch64: Reenable CompleteModel for A53, A57 and Kryo modelsMatthias Braun2016-03-013-3/+3
* [Hexagon] Modifying r262258 to only be in effect in the hand assembler path, ...Colin LeMahieu2016-03-012-14/+18
* AArch64: Add missing schedinfo, check completeness for cycloneMatthias Braun2016-03-018-13/+41
* [Power9] Implement new vector compare, extract, insert instructionsKit Barton2016-03-012-0/+96
* [x86] use getBitcast()Sanjay Patel2016-03-011-20/+20
* Revert "[AArch64] Fix isLegalAddImmediate() to return true for valid nega...Geoff Berry2016-03-011-2/+2
* Revert "[mips] Promote the result of SETCC nodes to GPR width."Vasileios Kalintiris2016-03-0114-550/+418
* New file to track implementation status of new POWER9 instructionsKit Barton2016-03-011-0/+442
* TableGen: Check scheduling models for completenessMatthias Braun2016-03-0119-3/+31
* [NVPTX] Annotate param loads/stores as mayLoad/mayStore.Justin Lebar2016-03-012-56/+68
OpenPOWER on IntegriCloud