summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86
Commit message (Expand)AuthorAgeFilesLines
* [X86] Fix outdated comment. NFCCraig Topper2017-11-051-1/+1
* [REVERT][LV][X86] update the cost of interleaving mem. access of floatsMohammed Agabaria2017-11-051-4/+1
* [LV][X86] update the cost of interleaving mem. access of floatsMohammed Agabaria2017-11-051-1/+4
* [X86] Don't use RCP14 and RSQRT14 for reciprocal estimations or for legacy SS...Craig Topper2017-11-046-29/+35
* [X86] Teach EVEX->VEX pass to turn SHUFI32X4/SHUFF32X4/SHUFI64X/SHUFF64X2 int...Craig Topper2017-11-041-1/+19
* [X86] Teach shuffle lowering to use 256-bit SHUF128 when possible.Craig Topper2017-11-041-0/+10
* [X86] Give unary PERMI priority over SHUF128 in lowerV8I64VectorShuffle to ma...Craig Topper2017-11-031-4/+4
* Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie2017-11-032-2/+2
* Fix for Bug 34475 - LOCK/REP/REPNE prefixes emitted as instruction on their own.Andrew V. Tischenko2017-11-032-6/+6
* [X86][SSE] Add PACKUS support to combineVectorTruncationSimon Pilgrim2017-11-031-6/+16
* [X86] Remove PALIGNR/VALIGN handling from combineBitcastForMaskedOp and move ...Craig Topper2017-11-032-22/+131
* Avoid PLT for external calls when attribute nonlazybind is used.Sriraman Tallam2017-11-031-2/+9
* [X86] Give AVX512VL instructions priority over their AVX equivalents.Craig Topper2017-11-021-2/+2
* The patch updates sched numbers for YMM AVX instrs such as VMOVx, VORx, VXOR,...Andrew V. Tischenko2017-11-021-0/+93
* Revert "Correct dwarf unwind information in function epilogue for X86"Petar Jovanovic2017-11-013-54/+0
* [X86] Use foreach in X86.td to combine some of the CPU names that are obvious...Craig Topper2017-11-011-52/+40
* [X86] Add CMOV feature to 'i686' processor, making it a proper alias of penti...Craig Topper2017-11-011-1/+1
* [X86][SSE] Add PACKUS support to LowerTruncateSimon Pilgrim2017-11-011-12/+26
* [X86] Add custom code to EVEX to VEX pass to turn unmasked 128-bit VPALIGND/Q...Craig Topper2017-11-011-0/+21
* [X86] Prevent fast isel from folding loads into the instructions listed in ha...Craig Topper2017-11-011-0/+7
* [X86] Add 64-bit int to float/double conversion with AVX to X86FastISel::X86...Craig Topper2017-11-011-3/+4
* Update VCVTx, VMOVNTPx and VROUNDYPx instructions scheduling on btver2.Andrew V. Tischenko2017-11-011-0/+39
* Correct dwarf unwind information in function epilogue for X86Petar Jovanovic2017-11-013-0/+54
* [X86][SSE] Begun generalizing truncateVectorWithPACKSS to work with PACKSS/PA...Simon Pilgrim2017-11-011-11/+14
* [X86][SSE] Truncate with PACKSS any input with sufficient sign-bitsSimon Pilgrim2017-11-011-9/+12
* [X86] Add more type qualifiers to INSERT_SUBREG operations in rotate patterns...Craig Topper2017-11-011-8/+8
* [X86] Add AVX512 support to X86FastISel::fastMaterializeFloatZero.Craig Topper2017-11-011-4/+5
* [X86][AsmParser] Treat '%' as the modulo operator under Intel syntaxReid Kleckner2017-10-311-0/+1
* [X86][SSE] Add VSRLI/VSRAI/VSLLI demanded elts support to computeKnownBits/Co...Simon Pilgrim2017-10-311-5/+6
* [AVX512] Adding new patterns for extract_subvector of vXi1Michael Zuckerman2017-10-311-14/+42
* [X86] Make AVX512_512_SET0 XMM16-31 lower to 128-bit XOR when AVX512VL is ena...Craig Topper2017-10-311-13/+2
* [X86] Clang-format some code. NFCCraig Topper2017-10-311-2/+8
* [X86] Add AVX512 support to fast isel's X86ChooseCmpOpcode.Craig Topper2017-10-301-2/+3
* [X86][AVX512] Adding a pattern for broadcastm intrinsic.Jina Nahias2017-10-301-0/+64
* [X86] Make sure we don't create locked inc/dec instructions when the carry fl...Craig Topper2017-10-304-19/+84
* [X86] Remove AVX512 early out from X86FastISel::X86SelectCmp.Craig Topper2017-10-301-3/+0
* [CodeGen][ExpandMemcmp] Allow memcmp to expand to vector loads (2).Clement Courbet2017-10-302-5/+31
* Invalid used of 'w' suffix on push and pop using 64-bit register.Andrew V. Tischenko2017-10-301-1/+3
* Revert "[X86][AVX512] Adding a pattern for broadcastm intrinsic."Jina Nahias2017-10-301-64/+0
* [X86][AVX512] Adding a pattern for broadcastm intrinsic.Jina Nahias2017-10-301-0/+64
* [X86] Rearrange code in X86InstrInfo.cpp to put all the foldMemoryOperandImpl...Craig Topper2017-10-301-270/+270
* [X86] Simplify code by removing an unnecessary temporary variable. NFCCraig Topper2017-10-301-2/+1
* [X86] Move some EVEX->VEX code to a helper function to prepare for a future p...Craig Topper2017-10-301-24/+33
* [X86] Remove combine that turns X86ISD::LSUB into X86ISD::LADD. Update patter...Craig Topper2017-10-292-29/+8
* [X86] Fix typo in comment. NFCCraig Topper2017-10-291-1/+1
* [X86] Use the extended vector register classes in fast isel with AVX512F/VL.Craig Topper2017-10-291-10/+10
* [X86] Add AVX512 support to X86FastISel::X86SelectFPExt and X86FastISel::X86S...Craig Topper2017-10-291-4/+12
* [X86] Add AVX512 support to X86FastISel::X86MaterializeFPCraig Topper2017-10-291-2/+6
* [X86] Remove invalid code from LowerVSELECT.Craig Topper2017-10-281-4/+0
* [X86][SSE] Combine 128-bit target shuffles to PACKSS/PACKUS.Simon Pilgrim2017-10-281-0/+10
OpenPOWER on IntegriCloud