summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-091-2/+2
* Revert "[DebugInfo] Make describeLoadedValue() reg aware"David Stenberg2019-12-091-2/+2
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-091-2/+2
* Use MCRegister in copyPhysRegMatt Arsenault2019-11-111-1/+1
* Reland: [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-11-081-4/+4
* Revert rG57ee0435bd47f23f3939f402914c231b4f65ca5e - [TII] Use optional destin...Simon Pilgrim2019-10-311-4/+4
* [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-10-311-4/+4
* Prune two MachineInstr.h includes, fix up depsReid Kleckner2019-10-191-1/+1
* [TargetInstrInfo] Let findCommutedOpIndices take const MachineInstr&Simon Pilgrim2019-09-251-1/+1
* [X86] Enable commuting of EVEX VCMP for all immediate values during isel.Craig Topper2019-09-171-0/+3
* [X86] Merge X86InstrInfo::loadRegFromAddr/storeRegToAddr into their only call...Craig Topper2019-08-301-12/+0
* [X86][Btver2] Fix latency and throughput of CMPXCHG instructions.Andrea Di Biagio2019-08-201-0/+4
* [X86] Use Register/MCRegister in more places in X86Craig Topper2019-08-161-1/+1
* Reland "[DwarfDebug] Dump call site debug info"Djordje Todorovic2019-07-311-0/+3
* Revert "[DwarfDebug] Dump call site debug info"Djordje Todorovic2019-07-121-3/+0
* [DwarfDebug] Dump call site debug infoDjordje Todorovic2019-07-091-0/+3
* [SystemZ, RegAlloc] Favor 3-address instructions during instruction selection.Jonas Paulsson2019-06-081-1/+2
* [CodeGen] Add "const" to MachineInstr::mayAliasBjorn Pettersson2019-04-191-1/+2
* [X86] Merge the different Jcc instructions for each condition code into singl...Craig Topper2019-04-051-7/+4
* [X86] Merge the different SETcc instructions for each condition code into sin...Craig Topper2019-04-051-4/+3
* [X86] Merge the different CMOV instructions for each condition code into sing...Craig Topper2019-04-051-37/+3
* [X86] Enable 8-bit OR with disjoint bits to convert to LEACraig Topper2019-03-051-1/+2
* X86: Replace isSafeToClobberEFLAGS implementationMatt Arsenault2019-02-151-1/+4
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEASanjay Patel2018-12-121-2/+2
* [x86] clean up code for converting 16-bit ops to LEA; NFCSanjay Patel2018-12-111-0/+3
* [x86] don't try to convert add with undef operands to LEASanjay Patel2018-12-091-1/+1
* [CodeGen][NFC] Make `TII::getMemOpBaseImmOfs` return a base operandFrancis Visoiu Mistrih2018-11-281-3/+3
* [TableGen] Refactor macro names (NFC)Evandro Menezes2018-11-271-1/+1
* [tblgen][PredicateExpander] Add the ability to describe more complex constrai...Andrea Di Biagio2018-10-311-0/+3
* Make TargetInstrInfo::isCopyInstr return true for regular COPY-instructionsAlexander Ivchenko2018-08-301-2/+6
* [MinGW] [X86] Add stubs for references to data variables that might end up im...Martin Storsjo2018-08-291-0/+1
* [MI] Change the array of `MachineMemOperand` pointers to beChandler Carruth2018-08-161-4/+2
* [MachineOutliner][NFC] Move target frame info into OutlinedFunctionJessica Paquette2018-07-241-2/+2
* [MachineOutliner][NFC] Make Candidates own their call informationJessica Paquette2018-07-241-1/+1
* [MachineOutliner] Fix typo in getOutliningCandidateInfo function nameYvan Roux2018-07-041-1/+1
* [X86] Move the memory unfolding table creation into its own class and make it...Craig Topper2018-07-011-26/+0
* [X86] Use a std::vector for the memory unfolding table.Craig Topper2018-06-291-3/+20
* [MachineOutliner] Define MachineOutliner support in TargetOptionsJessica Paquette2018-06-281-3/+0
* [X86] Sort the static memory folding tables by reg opcode. Remove the reg->me...Craig Topper2018-06-251-14/+1
* [X86] Block commuting operand 1 of FMA*_Int instructions in findThreeSrcCommu...Craig Topper2018-06-251-29/+4
* [X86] Use setcc ISD opcode for AVX512 integer comparisons all the way to iselCraig Topper2018-06-201-0/+4
* [MachineOutliner] NFC: Remove insertOutlinerPrologue, rename insertOutlinerEp...Jessica Paquette2018-06-191-4/+1
* Change TII isCopyInstr way of returning arguments(NFC)Petar Jovanovic2018-06-061-2/+2
* [MachineOutliner] NFC - Move intermediate data structures to MachineOutliner.hJessica Paquette2018-06-041-8/+6
* [X86][MIPS][ARM] New machine instruction property 'isMoveReg'Petar Jovanovic2018-05-231-0/+2
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-5/+5
* [X86] Account for partial stack slot spills (PR30821)Warren Ristow2018-04-241-0/+6
* [MachineOutliner] Add `useMachineOutliner` target hookJessica Paquette2018-04-041-0/+3
* [x86] Expose more of the condition conversion routines in the public APIChandler Carruth2018-04-011-0/+6
OpenPOWER on IntegriCloud