summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrArithmetic.td
Commit message (Expand)AuthorAgeFilesLines
* [X86][BMI] Pull out schedule classes from bmi_andn<> and bmi_bls<>Simon Pilgrim2019-10-211-5/+5
* [X86] Teach convertToThreeAddress to handle SUB with immediateCraig Topper2019-07-151-7/+8
* [X86] Change IMUL with immediate instruction order to ri8 instructions come b...Craig Topper2019-04-141-31/+34
* Revert r356688 "[X86] Don't avoid folding multiple use sign extended 8-bit im...Craig Topper2019-03-251-3/+3
* [X86] Don't avoid folding multiple use sign extended 8-bit immediate into ins...Craig Topper2019-03-211-3/+3
* [X86] Replace uses of i64immSExt32_su with i64relocImmSExt32_su.Craig Topper2019-03-181-1/+1
* [X86] Rename imm8_su/imm16_su/imm32_su to relocImm8_su/relocImm16_su/relocImm...Craig Topper2019-03-181-3/+3
* [X86] Allow 8-bit INC/DEC to be converted to LEA.Craig Topper2019-03-051-4/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [X86] Remove X86ISD::INC/DEC. Just select them from X86ISD::ADD/SUB at isel timeCraig Topper2019-01-021-8/+23
* [X86] Remove the ANDN check from EmitTest.Craig Topper2018-12-241-4/+6
* [X86] Don't match TESTrr from (cmp (and X, Y), 0) during isel. Defer to post ...Craig Topper2018-12-191-4/+7
* [x86] allow 8-bit adds to be promoted by convertToThreeAddress() to form LEASanjay Patel2018-12-121-3/+3
* [X86] Move ReadAfterLd functionality into X86FoldableSchedWrite (PR36957)Simon Pilgrim2018-10-051-29/+29
* [X86] Split WriteIMul into 8/16/32/64 implementations (PR36931)Simon Pilgrim2018-09-241-31/+31
* [X86] Remove isel patterns for ADCX instructionCraig Topper2018-09-121-30/+7
* [X86] Mark the ADCX and ADOX instruction as commutable.Craig Topper2018-09-081-1/+1
* [X86] Add commuted isel pattern for the load form of ADCX instructions.Craig Topper2018-09-081-0/+9
* [X86] Add RMW ADC patterns with load in operand 1.Craig Topper2018-09-061-8/+22
* [X86] Add isel patterns for commuting X86adc_flag with a load in the LHS.Craig Topper2018-09-061-0/+10
* [X86] Remove AddedComplexity from register form of NOT. NFCICraig Topper2018-07-101-3/+0
* [X86] Split WriteADC/WriteADCRMW scheduler classesSimon Pilgrim2018-05-171-32/+33
* [X86] Split off WriteIMul64 from WriteIMul schedule class (PR36931)Simon Pilgrim2018-05-081-44/+43
* [X86] Split WriteIDiv into div/idiv 8/16/32/64 implementations (PR36930)Simon Pilgrim2018-05-081-21/+16
* [X86] Remove remaining gpr schedule itineraries (PR37093)Simon Pilgrim2018-04-121-208/+156
* [X86] Attempt to model basic arithmetic instructions in the Haswell/Broadwell...Craig Topper2018-04-061-13/+14
* [X86] Use loadi16/loadi32 predicates in multiply patternsCraig Topper2018-04-041-9/+9
* [X86] Cleanup ADCX/ADOX instruction definitions.Craig Topper2018-04-011-29/+45
* [x86] Correct the operand structure of the ADOX instruction.Chandler Carruth2018-04-011-19/+11
* [X86] Fix the SchedRW for memory forms of CMP and TEST.Craig Topper2018-03-201-18/+21
* [X86] Make the multiply and divide itineraries more consistent.Craig Topper2018-03-191-29/+32
* [X86] Change some compare patterns to use loadi8/loadi16/loadi32/loadi64 help...Craig Topper2018-02-121-4/+5
* [X86] Artificially lower the complexity of the scalar ANDN patterns so that A...Craig Topper2018-02-051-2/+3
* [X86] Avoid using high register trick for test instructionAmaury Sechet2018-01-311-8/+0
* Revert "[X86] Avoid using high register trick for test instruction"Eric Liu2018-01-301-0/+8
* [X86] Avoid using high register trick for test instructionAmaury Sechet2018-01-291-8/+0
* [X86] Add 'Requires<[In64BitMode]>' to a bunch of instructions that only have...Craig Topper2017-12-151-8/+28
* [X86] Change register&memory TEST instructions from MRMSrcMem to MRMDstMemCraig Topper2017-10-011-11/+10
* [X86] Remove unused tablegen class.Craig Topper2017-09-211-7/+0
* [X86] Don't disable slow INC/DEC if optimizing for sizeCraig Topper2017-09-091-2/+2
* [X86] Qualify the RMW INC/DEC patterns with NotSlowIncDec.Craig Topper2017-08-261-2/+2
* [X86] Adding FoldGenRegForm helper field (for memory folding tables tableGen ...Ayman Musa2017-05-281-12/+12
* [X86] Add missing mayLoad/mayStore attributes to some X86 instructions (Conti...Ayman Musa2017-04-261-4/+6
* [x86] Allow merging multiple instances of an immediate within a basic block f...Sanjay Patel2016-08-161-1/+1
* [X86] Fix CMP and TEST with al/ax/eax/rax to not mark EFLAGS as a use or al/a...Craig Topper2015-10-111-27/+34
* [X86] Allow merging of immediates within a basic block for code size savingsMichael Kuperstein2015-08-111-4/+4
* Fix the operand encoding in the test instruction.Rafael Espindola2015-03-311-4/+4
* [X86] Don't print 'dword ptr' or 'qword ptr' on the operand to some of the LE...Craig Topper2015-01-081-2/+2
* [X86] Make isel select the 2-byte register form of INC/DEC even in non-64-bit...Craig Topper2015-01-061-72/+42
* [X86] Remove the predicates from the register forms of the 2-byte inc and dec...Craig Topper2015-01-051-43/+22
OpenPOWER on IntegriCloud