summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86][NFC] Generalize the naming of "Retpoline Thunks" and related code to "I...Scott Constable2020-06-241-1/+1
* [X86] Turn FP_ROUND/STRICT_FP_ROUND into X86ISD::VFPROUND/STRICT_VFPROUND dur...Craig Topper2020-01-111-0/+4
* [X86] Remove dead code from X86DAGToDAGISel::Select that is no longer needed ...Craig Topper2020-01-111-28/+0
* [X86] Simplify code by removing an unreachable condition. NFCICraig Topper2020-01-101-12/+2
* [X86] Preserve fpexcept property when turning strict_fp_extend and strict_fp_...Craig Topper2020-01-101-4/+34
* [X86] Use ReplaceAllUsesWith instead of ReplaceAllUsesOfValueWith to simplify...Craig Topper2020-01-101-12/+2
* [X86] Fix an 8 bit testb being selected when folding a volatile i32 load patt...Amara Emerson2020-01-061-0/+11
* add strict float for round operationLiu, Chen32020-01-011-5/+28
* [SelectionDAG] Disallow indirect "i" constraintFangrui Song2019-12-291-4/+0
* [X86] Add STRICT versions of CVTTP2SI, CVTTP2UI, CMPM, and CMPP.Craig Topper2019-12-241-11/+12
* [FPEnv][X86] More strict int <-> FP conversion fixesUlrich Weigand2019-12-231-7/+0
* Enable STRICT_FP_TO_SINT/UINT on X86 backendLiu, Chen32019-12-191-4/+20
* [X86] Add a simple hack to IsProfitableToFold to prevent vselect+strict fp op...Craig Topper2019-12-181-0/+6
* [IR] Split out target specific intrinsic enums into separate headersReid Kleckner2019-12-111-0/+1
* [FPEnv][X86] Constrained FCmp intrinsics enabling on X86Wang, Pengfei2019-12-111-0/+4
* add support for strict operation fpextend/fpround/fsqrt on X86 backendLiu, Chen32019-12-101-8/+0
* Add strict fp support for instructions fadd/fsub/fmul/fdivLiu, Chen32019-12-061-3/+1
* Add support for lowering 32-bit/64-bit pointersAmy Huang2019-12-041-4/+3
* [X86] Add strict fp support for operations of X87 instructionsCraig Topper2019-11-261-2/+10
* [X86] Mark vector STRICT_FADD/STRICT_FSUB as Legal and add mutation to X86ISe...Craig Topper2019-11-211-0/+2
* [PGO][PGSO] DAG.shouldOptForSize part.Hiroshi Yamauchi2019-11-211-2/+2
* [SelectionDAG][X86] Mutate strictFP nodes to non-strict in DoInstructionSelec...Craig Topper2019-11-201-0/+7
* [X86] Add a 'break;' to the end of the last case in a switch to avoid surpris...Craig Topper2019-11-181-0/+2
* Revert r373172 "[X86] Add custom isel logic to match VPTERNLOG from 2 logic o...Craig Topper2019-10-011-79/+1
* [X86] Add a VBROADCAST_LOAD ISD opcode representing a scalar load broadcasted...Craig Topper2019-10-011-11/+32
* [X86] Add custom isel logic to match VPTERNLOG from 2 logic ops.Craig Topper2019-09-291-1/+79
* [X86] Move bitselect matching to vpternlog into X86ISelDAGToDAG.cppCraig Topper2019-09-291-0/+53
* [X86] Canonicalize all zeroes vector to RHS in X86DAGToDAGISel::tryVPTESTM.Craig Topper2019-09-231-3/+9
* [X86] Remove SETEQ/SETNE canonicalization code from LowerIntVSETCC_AVX512 to ...Craig Topper2019-09-231-2/+2
* [X86] X86DAGToDAGISel::matchBEXTRFromAndImm(): if can't use BEXTR, fallback t...Roman Lebedev2019-09-221-12/+48
* Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Matt Arsenault2019-09-191-7/+5
* Revert r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Hans Wennborg2019-09-191-5/+7
* GlobalISel: Don't materialize immarg arguments to intrinsicsMatt Arsenault2019-09-191-7/+5
* [X86] X86DAGToDAGISel::tryFoldLoad - assert root/parent pointers are non-null...Simon Pilgrim2019-09-171-0/+1
* [X86] Updated target specific selection dag code to conservatively check for ...Philip Reames2019-09-101-3/+3
* [X86] X86DAGToDAGISel::combineIncDecVector(): call getSplatBuildVector() manu...Roman Lebedev2019-09-081-3/+6
* [X86] Use MOVSX by default instead of CBW to extend i8 to AX for i8 sdivrem.Craig Topper2019-09-061-5/+8
* [X86] Use MOVZX16rr8/MOVZXrm8 when extending input for i8 udivrem.Craig Topper2019-09-061-3/+3
* [X86][CodeGen][NFC] Delay `combineIncDecVector()` from DAGCombine to X86DAGTo...Roman Lebedev2019-08-291-0/+48
* [X86] Teach -Os immediate sharing code to not count constant uses that will b...Craig Topper2019-08-251-0/+9
* [X86] Manually reimplement getTargetInsertSubreg in X86DAGToDAGISel::matchBit...Craig Topper2019-08-161-2/+6
* [X86] Add llvm_unreachable to a switch that covers all expected values.Craig Topper2019-08-141-0/+1
* [x86] try harder to form LEA from ADD to avoid flag conflicts (PR40483)Sanjay Patel2019-07-181-0/+31
* [X86] Add custom isel to select ADD/SUB/OR/XOR/AND to their non-immediate for...Craig Topper2019-07-041-1/+103
* [X86] Add PreprocessISelDAG support for turning ISD::FP_TO_SINT/UINT into X86...Craig Topper2019-07-021-0/+21
* [X86] Remove (vzext_movl (scalar_to_vector (load))) matching code from select...Craig Topper2019-06-271-17/+0
* [X86] Teach selectScalarSSELoad to not narrow volatile loads.Craig Topper2019-06-271-5/+7
* [X86][Codegen] X86DAGToDAGISel::matchBitExtract(): consistently capture lambd...Roman Lebedev2019-06-261-7/+6
* [X86] X86DAGToDAGISel::matchBitExtract(): pattern c: truncation awarenessRoman Lebedev2019-06-261-8/+12
* [X86] X86DAGToDAGISel::matchBitExtract(): pattern b: truncation awarenessRoman Lebedev2019-06-261-5/+17
OpenPOWER on IntegriCloud