summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/SystemZ/SystemZTargetTransformInfo.h
Commit message (Expand)AuthorAgeFilesLines
* Rename TTI::getIntImmCost for instructions and intrinsicsReid Kleckner2019-12-111-3/+3
* [ARM] Teach the Arm cost model that a Shift can be folded into other instruct...David Green2019-12-091-1/+2
* [Alignment][NFC] getMemoryOpCost uses MaybeAlignGuillaume Chatelet2019-10-251-1/+1
* recommit: [LoopVectorize][PowerPC] Estimate int and float register pressure s...Zi Xuan Wu2019-10-121-1/+1
* [System Model] [TTI] Update cache and prefetch TTI interfacesDavid Greene2019-10-091-3/+3
* Revert "[LoopVectorize][PowerPC] Estimate int and float register pressure sep...Jinsong Ji2019-10-081-1/+1
* [LoopVectorize][PowerPC] Estimate int and float register pressure separately ...Zi Xuan Wu2019-10-081-1/+1
* Revert "[System Model] [TTI] Update cache and prefetch TTI interfaces"David Greene2019-07-101-3/+3
* [System Model] [TTI] Update cache and prefetch TTI interfacesDavid Greene2019-07-101-3/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [SystemZTTIImpl] Give correct cost values for vector bswap intrinsics.Jonas Paulsson2018-11-221-0/+7
* [SystemZ::TTI] Accurate costs for i1->double vector conversionsJonas Paulsson2018-11-011-0/+2
* [LV] Support vectorization of interleave-groups that require an epilog underDorit Nuzman2018-10-311-1/+3
* [SystemZ] Improve getMemoryOpCost() to find foldable loads that are converted.Jonas Paulsson2018-10-251-0/+1
* recommit 344472 after fixing build failure on ARM and PPC.Dorit Nuzman2018-10-141-1/+1
* revert 344472 due to failures.Dorit Nuzman2018-10-141-1/+1
* [IAI,LV] Add support for vectorizing predicated strided accesses using maskedDorit Nuzman2018-10-141-1/+1
* [SystemZ] Increase the amount of inlining.Jonas Paulsson2018-08-131-0/+2
* [SystemZ] implement hasDivRemOp()Jonas Paulsson2017-11-061-0/+1
* [SystemZ, LoopStrengthReduce]Jonas Paulsson2017-07-211-0/+3
* [SystemZ] Enable LoopDataPrefetch pass.Jonas Paulsson2017-07-141-0/+4
* [LoopUnroll] Pass SCEV to getUnrollingPreferences hook. NFCI.Geoff Berry2017-06-281-1/+2
* Const correctness for TTI::getRegisterBitWidthDaniel Neilson2017-06-121-1/+1
* [LoopVectorizer] Let target prefer scalar addressing computations.Jonas Paulsson2017-05-241-0/+1
* [LoopVectorizer, TTI] New method supportsEfficientVectorElementLoadStore()Jonas Paulsson2017-04-121-0/+1
* [SystemZ] TargetTransformInfo cost functions implemented.Jonas Paulsson2017-04-121-0/+27
* Do a sweep over move ctors and remove those that are identical to the default.Benjamin Kramer2016-10-201-7/+0
* [SystemZ] Implementation of getUnrollingPreferences().Jonas Paulsson2016-09-281-0/+2
* constify the Function parameter to the TTI creation callback andEric Christopher2015-09-161-1/+1
* [TTI] Make the cost APIs in TargetTransformInfo consistently use 'int'Chandler Carruth2015-08-051-5/+4
* Make TargetTransformInfo keeping a reference to the Module DataLayoutMehdi Amini2015-07-091-13/+2
* [SystemZ] Add CodeGen support for integer vector typesUlrich Weigand2015-05-051-0/+8
* [SystemZ] Use POPCNT instruction on z196Ulrich Weigand2015-03-311-0/+2
* [SystemZ] Provide basic TargetTransformInfo implementationUlrich Weigand2015-03-311-0/+68
OpenPOWER on IntegriCloud