summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV
Commit message (Expand)AuthorAgeFilesLines
* [RISCV][NFC] Remove unnecessary {} around single statement if blockAlex Bradbury2017-11-211-2/+1
* [RISCV][NFC] Clean up RISCVDAGToDAGISel::SelectAlex Bradbury2017-11-211-14/+9
* [RISCV] Use register X0 (ZERO) for constant 0Alex Bradbury2017-11-211-0/+30
* [RISCV] Support and tests for a variety of additional LLVM IR constructsAlex Bradbury2017-11-214-15/+121
* [RISCV] Implement lowering of ISD::SELECTAlex Bradbury2017-11-213-1/+174
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-173-3/+3
* [RISCV] Fix 64-bit data layout mismatch between backend and target descriptionMandeep Singh Grang2017-11-161-1/+1
* Fix RISCV build after r318352Azharuddin Mohammed2017-11-161-2/+2
* [RISCV] Silence an unused variable warning in release builds [NFC]Mandeep Singh Grang2017-11-102-5/+5
* [RISCV] MC layer support for the standard RV32A instruction set extensionAlex Bradbury2017-11-096-12/+128
* [RISCV] MC layer support for the standard RV32M instruction set extensionAlex Bradbury2017-11-094-4/+45
* [RISCV] Initial support for function callsAlex Bradbury2017-11-088-4/+186
* [RISCV] Codegen for conditional branchesAlex Bradbury2017-11-088-4/+118
* [RISCV] Codegen support for memory operations on global addressesAlex Bradbury2017-11-085-22/+99
* [RISCV] Codegen support for memory operationsAlex Bradbury2017-11-084-0/+47
* [RISCV] Codegen support for materializing constantsAlex Bradbury2017-11-081-0/+24
* [NFCI] Ensure TargetOpcode::* are compatible with guessInstructionProperties=0Alex Bradbury2017-11-081-3/+1
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-082-3/+3
* Move TargetFrameLowering.h to CodeGen where it's implementedDavid Blaikie2017-11-032-2/+2
* [RISCV] Add missing hunk from r316188Alex Bradbury2017-10-191-1/+3
* [RISCV] Initial codegen support for ALU operationsAlex Bradbury2017-10-1922-11/+938
* [RISCV] RISCVAsmParser: early exit if RISCVOperand isn't immediate as expectedAlex Bradbury2017-10-191-0/+10
* [RISCV][NFC] Drop unused parameter from createImm helper in RISCVAsmParserAlex Bradbury2017-10-191-4/+3
* [RISCV] Prepare for the use of variable-sized register classesAlex Bradbury2017-10-198-220/+276
* [RISCV] Bugfix createRISCVELFObjectWriterAlex Bradbury2017-10-181-1/+1
* Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine"Matthias Braun2017-10-122-4/+4
* TargetMachine: Merge TargetMachine and LLVMTargetMachineMatthias Braun2017-10-122-4/+4
* [RISCV] Fix build after r315327Alex Bradbury2017-10-113-6/+10
* [Asm] Add debug tracing in table-generated assembly matcherOliver Stannard2017-10-111-1/+2
* [RISCV] Fix build after r315254Alex Bradbury2017-10-101-2/+3
* [RISCV] Add common fixups and relocationsAlex Bradbury2017-09-2811-39/+593
* [RISCV] Add support for disassemblyAlex Bradbury2017-09-1710-1/+207
* [RISCV] Add support for all RV32I instructionsAlex Bradbury2017-09-176-14/+378
* [RISCV][NFC] Fix sorting of includes in lib/Target/RISCVAlex Bradbury2017-09-062-6/+6
* [RISCV] Trivial whitespace fix in RISCVInstPrinterAlex Bradbury2017-08-201-1/+1
* [RISCV] Fix two abuses of llvm_unreachableAlex Bradbury2017-08-202-2/+2
* [RISCV] Set HasRelocationAddend for RISCVELFObjectWriterAlex Bradbury2017-08-201-1/+1
* [RISCV] Add RISCVInstPrinter and basic MC assembler testsAlex Bradbury2017-08-158-4/+141
* [RISCV] Fix warning about unused getSubtargetFeatureName()Alex Bradbury2017-08-081-1/+0
* [RISCV] Add basic RISCVAsmParser (missing files)Alex Bradbury2017-08-083-0/+399
* [RISCV] Add basic RISCVAsmParserAlex Bradbury2017-08-084-2/+19
* Delete Default and JITDefault code modelsRafael Espindola2017-08-032-5/+12
* Fully fix the movw/movt addend.Rafael Espindola2017-07-111-2/+2
* Remove redundant argument.Rafael Espindola2017-06-241-2/+2
* ARM: move some logic from processFixupValue to applyFixup.Rafael Espindola2017-06-231-2/+4
* Use a MutableArrayRef. NFC.Rafael Espindola2017-06-211-3/+3
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-064-4/+4
* TargetPassConfig: Keep a reference to an LLVMTargetMachine; NFCMatthias Braun2017-05-301-1/+1
* Distinguish between code pointer size and DataLayout::getPointerSize() in DWA...Konstantin Zhuravlyov2017-04-171-1/+1
* Add MCContext argument to MCAsmBackend::applyFixup for error reportingAlex Bradbury2017-04-051-2/+2
OpenPOWER on IntegriCloud