summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Support assembling %tls_{ie,gd}_pcrel_hi modifiersLewis Revill2019-04-231-0/+6
* [RISCV] Support assembling TLS add and associated modifiersLewis Revill2019-04-041-0/+12
* [RISCV] Support assembling @plt symbol operandsAlex Bradbury2019-04-021-0/+4
* [RISCV] Support assembling %got_pcrel_hi operatorAlex Bradbury2019-02-151-0/+3
* [RISCV] Insert R_RISCV_ALIGN relocation type and Nops for code alignment when...Shiva Chen2019-01-301-0/+4
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Support linker relax function call from auipc and jalr to jalShiva Chen2018-05-241-0/+3
* [RISCV] Support "call" pseudoinstruction in the MC layerShiva Chen2018-04-251-0/+3
* [RISCV] Add support for %pcrel_lo.Ahmed Charles2018-02-061-0/+6
* [RISCV] MC layer support for the jump/branch instructions of the RVC extensionAlex Bradbury2017-12-071-0/+6
* [RISCV] Add common fixups and relocationsAlex Bradbury2017-09-281-0/+46
OpenPOWER on IntegriCloud