summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/R600/AMDGPUAsmPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
* R600/SI: Remove VReg_32 register classTom Stellard2015-01-071-1/+1
* R600/SI: Add a stub GCNTargetMachineTom Stellard2015-01-061-0/+1
* R600/SI: Remove MachineFunction dump from AsmPrinterTom Stellard2015-01-061-17/+12
* Silencing a 32-bit implicit conversion warning in MSVC; NFC.Aaron Ballman2014-12-031-1/+1
* R600/SI: Emit amd_kernel_code_t header for AMDGPU environmentTom Stellard2014-12-021-1/+114
* R600/SI: Move more information into SIProgramInfo structTom Stellard2014-12-021-45/+51
* R600/SI: Refactor AMDGPUAsmPrinter::EmitProgramInfoSI()Tom Stellard2014-12-021-9/+11
* R600: Align functions to 256 bytesTom Stellard2014-10-031-0/+4
* R600: Call EmitFunctionHeader() in the AsmPrinter to populate the ELF symbol ...Tom Stellard2014-10-011-1/+1
* R600/SI: Implement VGPR register spilling for compute at -O0 v3Tom Stellard2014-09-241-1/+5
* R600/SI: Fix config value for number of gprsTom Stellard2014-09-191-4/+7
* R600/SI: Add preliminary support for flat address spaceMatt Arsenault2014-09-151-0/+14
* R600/SI: Fix off by 1 error in used register countMatt Arsenault2014-09-111-2/+4
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-4/+4
* R600/SI: Use scratch memory for large private arraysTom Stellard2014-07-211-1/+23
* R600/SI: Store constant initializer data in constant memoryTom Stellard2014-07-211-0/+10
* R600: Add denormal handling subtarget features.Matt Arsenault2014-07-141-3/+12
* R600/SI: Default to no single precision denormals.Matt Arsenault2014-07-141-1/+9
* R600: Use range for and fix missing consts.Matt Arsenault2014-07-131-25/+16
* R600: Make ShaderType privateMatt Arsenault2014-07-131-7/+6
* R600/SI: Add FP mode bits to binary.Matt Arsenault2014-06-261-10/+59
* R600: Move AMDGPUInstrInfo from AMDGPUTargetMachine into AMDGPUSubtargetTom Stellard2014-06-131-0/+1
* R600/SI: Print code size along with used registersMatt Arsenault2014-04-151-12/+13
* R600/SI: Use correct dest register class for V_READFIRSTLANE_B32Tom Stellard2014-03-171-1/+2
* Remove MCPureStreamer.Rafael Espindola2014-02-271-2/+0
* Remove the last hasRawTextSupport call from R600.Rafael Espindola2014-01-311-2/+1
* Replace another use with hasRawTextSupport+EmitRawText with emitRawComment.Rafael Espindola2014-01-311-2/+2
* Use emitRawComment to avoid a call to hasRawTextSupport.Rafael Espindola2014-01-311-3/+1
* Add back spaces I missed in the conversion to emitRawComments.Rafael Espindola2014-01-271-3/+3
* Use emitRawComment instead of EmitRawText.Rafael Espindola2014-01-271-4/+5
* R600: Add stack size to .AMDGPUcsdata sectionTom Stellard2014-01-221-4/+10
* Move declaration of variables down to first use.Matt Arsenault2014-01-081-6/+4
* Use llvm_unreachable instead of assert(0)Matt Arsenault2013-12-101-1/+1
* R600/SI: Add comments for number of used registers.Matt Arsenault2013-12-051-9/+41
* Indentation fixesMatt Arsenault2013-11-141-1/+1
* R600/SI: Add compute support for CI v2Tom Stellard2013-10-291-2/+14
* R600/SI: Use S_LOAD_DWORD instructions for v8i32 and v16i32Tom Stellard2013-10-231-0/+3
* R600/SI: Don't assert on SCC usageMatt Arsenault2013-10-221-0/+2
* R600: Store disassembly in a special ELF section when feature +DumpCode is en...Tom Stellard2013-10-121-8/+36
* R600/SI: Initial local memory supportMichel Danzer2013-07-101-0/+7
* R600: Add local memory support via LDSTom Stellard2013-06-281-0/+6
* R600: Rework subtarget info and remove AMDILDevice classesTom Stellard2013-06-071-2/+2
* Move passes from namespace llvm into anonymous namespaces. Sort includes whil...Benjamin Kramer2013-05-231-3/+3
* R600: Emit config values in register / value pairsTom Stellard2013-05-061-3/+29
* R600: config section now reports use of killgtVincent Lejeune2013-04-301-0/+4
* R600: Use SHT_PROGBITS for the .AMDGPU.config sectionTom Stellard2013-04-241-1/+1
* R600: Use .AMDGPU.config section to emit stacksizeVincent Lejeune2013-04-231-0/+3
* R600: Emit used GPRs countVincent Lejeune2013-04-171-7/+39
* R600/SI: Emit config values in register value pairs.Tom Stellard2013-04-151-3/+16
* R600/SI: Emit configuration value in the .AMDGPU.config ELF sectionTom Stellard2013-04-151-1/+9
OpenPOWER on IntegriCloud