summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/R600/AMDGPUAsmPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
* R600 -> AMDGPU renameTom Stellard2015-06-131-600/+0
* Move alignment from MCSectionData to MCSection.Rafael Espindola2015-05-211-3/+3
* MC: Clean up method names in MCContext.Jim Grosbach2015-05-181-1/+1
* [AsmPrinter] Make AsmPrinter's OutStreamer member a unique_ptr.Lang Hames2015-04-241-96/+98
* R600/SI: Initial support for assembler and inline assemblyTom Stellard2015-04-081-0/+22
* Make EmitFunctionHeader a private helper.Rafael Espindola2015-03-171-1/+0
* Call EmitFunctionHeader just before EmitFunctionBody.Rafael Espindola2015-03-171-3/+1
* R600/SI: Limit SGPRs to 80 on Tonga and IcelandMarek Olsak2015-03-091-0/+7
* Grab the subtarget off of the machine function for the R600Eric Christopher2015-02-191-10/+10
* Remove the DisasmEnabled AsmPrinter variable and just look itEric Christopher2015-02-191-4/+2
* Compute the ELF SectionKind from the flags.Rafael Espindola2015-01-291-12/+8
* R600/SI: Emit .hsa.version section for amdhsa OSTom Stellard2015-01-231-1/+13
* R600/SI: Add subtarget feature to enable VGPR spilling for all shader typesTom Stellard2015-01-201-0/+5
* std::unique_ptrify the MCStreamer argument to createAsmPrinterDavid Blaikie2015-01-181-5/+7
* R600/SI: Remove VReg_32 register classTom Stellard2015-01-071-1/+1
* R600/SI: Add a stub GCNTargetMachineTom Stellard2015-01-061-0/+1
* R600/SI: Remove MachineFunction dump from AsmPrinterTom Stellard2015-01-061-17/+12
* Silencing a 32-bit implicit conversion warning in MSVC; NFC.Aaron Ballman2014-12-031-1/+1
* R600/SI: Emit amd_kernel_code_t header for AMDGPU environmentTom Stellard2014-12-021-1/+114
* R600/SI: Move more information into SIProgramInfo structTom Stellard2014-12-021-45/+51
* R600/SI: Refactor AMDGPUAsmPrinter::EmitProgramInfoSI()Tom Stellard2014-12-021-9/+11
* R600: Align functions to 256 bytesTom Stellard2014-10-031-0/+4
* R600: Call EmitFunctionHeader() in the AsmPrinter to populate the ELF symbol ...Tom Stellard2014-10-011-1/+1
* R600/SI: Implement VGPR register spilling for compute at -O0 v3Tom Stellard2014-09-241-1/+5
* R600/SI: Fix config value for number of gprsTom Stellard2014-09-191-4/+7
* R600/SI: Add preliminary support for flat address spaceMatt Arsenault2014-09-151-0/+14
* R600/SI: Fix off by 1 error in used register countMatt Arsenault2014-09-111-2/+4
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-4/+4
* R600/SI: Use scratch memory for large private arraysTom Stellard2014-07-211-1/+23
* R600/SI: Store constant initializer data in constant memoryTom Stellard2014-07-211-0/+10
* R600: Add denormal handling subtarget features.Matt Arsenault2014-07-141-3/+12
* R600/SI: Default to no single precision denormals.Matt Arsenault2014-07-141-1/+9
* R600: Use range for and fix missing consts.Matt Arsenault2014-07-131-25/+16
* R600: Make ShaderType privateMatt Arsenault2014-07-131-7/+6
* R600/SI: Add FP mode bits to binary.Matt Arsenault2014-06-261-10/+59
* R600: Move AMDGPUInstrInfo from AMDGPUTargetMachine into AMDGPUSubtargetTom Stellard2014-06-131-0/+1
* R600/SI: Print code size along with used registersMatt Arsenault2014-04-151-12/+13
* R600/SI: Use correct dest register class for V_READFIRSTLANE_B32Tom Stellard2014-03-171-1/+2
* Remove MCPureStreamer.Rafael Espindola2014-02-271-2/+0
* Remove the last hasRawTextSupport call from R600.Rafael Espindola2014-01-311-2/+1
* Replace another use with hasRawTextSupport+EmitRawText with emitRawComment.Rafael Espindola2014-01-311-2/+2
* Use emitRawComment to avoid a call to hasRawTextSupport.Rafael Espindola2014-01-311-3/+1
* Add back spaces I missed in the conversion to emitRawComments.Rafael Espindola2014-01-271-3/+3
* Use emitRawComment instead of EmitRawText.Rafael Espindola2014-01-271-4/+5
* R600: Add stack size to .AMDGPUcsdata sectionTom Stellard2014-01-221-4/+10
* Move declaration of variables down to first use.Matt Arsenault2014-01-081-6/+4
* Use llvm_unreachable instead of assert(0)Matt Arsenault2013-12-101-1/+1
* R600/SI: Add comments for number of used registers.Matt Arsenault2013-12-051-9/+41
* Indentation fixesMatt Arsenault2013-11-141-1/+1
* R600/SI: Add compute support for CI v2Tom Stellard2013-10-291-2/+14
OpenPOWER on IntegriCloud