summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* [NVPTX] Restructure shfl instrinsics and add variants that return a predicate.Artem Belevich2019-10-141-0/+5
* DAG/GlobalISel: Correct type profile of bitcount opsMatt Arsenault2019-09-131-4/+4
* PTX 6.3 extends `wmma` instruction to support s8/u8/s4/u4/b1 -> s32.Artem Belevich2019-04-251-0/+3
* [NVPTX] generate correct MMA instruction mnemonics with PTX63+.Artem Belevich2019-04-251-0/+4
* [NVPTX] Fix the codegen for llvm.round.Bixia Zheng2019-04-011-9/+0
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [NVPTX] Allow libcalls that are defined in the current module.Justin Lebar2018-12-261-1/+20
* [SelectionDAG] Move (repeated) SDTIntShiftDOp double shift node def to common...Simon Pilgrim2018-11-161-3/+0
* [NVPTX] Remove ftz variants of cvt with rounding modeBenjamin Kramer2018-08-211-36/+6
* [NVPTX] Added a feature to use short pointers for const/local/shared AS.Artem Belevich2018-05-091-0/+1
* [NVPTX, CUDA] Added support for m8n32k16 and m32n8k16 variants of wmma instru...Artem Belevich2018-04-181-0/+1
* [NVPTX] TblGen-ized lowering of WMMA intrinsics.Artem Belevich2018-03-151-0/+1
* [NVPTX] Removed always-true predicates in NVPTX.Artem Belevich2018-02-281-23/+6
* [NVPTX] added match.{any,all}.sync instructions, intrinsics & builtins.Artem Belevich2017-09-261-0/+1
* Revert "[NVPTX] added match.{any,all}.sync instructions, intrinsics & builtin...Justin Lebar2017-09-251-1/+0
* [NVPTX] added match.{any,all}.sync instructions, intrinsics & builtins.Artem Belevich2017-09-251-0/+1
* [NVPTX] Implemented bar.warp.sync, barrier.sync, and vote{.sync} instructions...Artem Belevich2017-09-211-0/+3
* Changed EOL back to LF. NFC.Artem Belevich2017-07-201-3165/+3165
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-4/+5
* [NVPTX] Add support for ISD::ABS loweringSimon Pilgrim2017-05-061-3165/+3164
* Fix spelling compliment->complement. Mostly refering to 2s complement. NFCCraig Topper2017-04-111-1/+1
* [NVPTX] Added missing LDU/LDG intrinsics for f16.Artem Belevich2017-03-021-0/+1
* [NVPTX] Added support for .f16x2 instructions.Artem Belevich2017-02-231-6/+118
* [NVPTX] Implement NVPTXTargetLowering::getSqrtEstimate.Justin Lebar2017-01-311-10/+1
* [NVPTX] Standardize asm printer on "foo \tbar".Justin Lebar2017-01-181-48/+48
* [NVPTX] Clean up nested !strconcat calls.Justin Lebar2017-01-181-2/+1
* [NVPTX] Implement min/max in tablegen, rather than with custom DAGComine logic.Justin Lebar2017-01-181-0/+6
* [NVPTX] Lower integer absolute value idiom to abs instruction.Justin Lebar2017-01-181-0/+12
* [NVPTX] Improve lowering of llvm.ctpop.Justin Lebar2017-01-181-5/+9
* [NVPTX] Add lowering for llvm.bitreverse.Justin Lebar2017-01-181-0/+10
* [NVPTX] Improve lowering of llvm.ctlz.Justin Lebar2017-01-181-9/+23
* [NVPTX] Added support for half-precision floating point.Artem Belevich2017-01-131-8/+214
* [NVPTX] Only lower sin/cos to approximate instructions if unsafe math is allo...Artem Belevich2017-01-131-2/+5
* [NVPTX] Fix some Clang-tidy modernize and Include What You Use warnings; othe...Eugene Zelenko2017-01-091-1/+1
* Replace APFloatBase static fltSemantics data members with getter functionsStephan Bergmann2016-12-141-2/+2
* Target: Remove unused patterns and transforms. NFC.Peter Collingbourne2016-10-071-15/+0
* [NVPTX] Added intrinsics for atom.gen.{sys|cta}.* instructions.Artem Belevich2016-09-281-0/+4
* [NVPTX] Implement llvm.fabs.f32, llvm.max.f32, etc.Justin Lebar2016-09-091-16/+110
* [SelectionDAG] Rename fextend -> fpextend, fround -> fpround, frnd -> froundMichael Kuperstein2016-08-181-6/+6
* [NVPTX] Fix sign/zero-extending ldg/ldu instruction selectionJustin Holewinski2016-05-021-0/+2
* [NVPTX] Set ctlz_zero_undef to Expand so LegalizeDAG will convert it to ctlz....Craig Topper2016-04-231-7/+0
* [NVPTX] Handle ldg created from sign-/zero-extended loadJustin Holewinski2016-04-051-0/+10
* [NVPTX] Annotate some instructions as hasSideEffects = 0.Justin Lebar2016-04-011-106/+124
* [NVPTX] Annotate param loads/stores as mayLoad/mayStore.Justin Lebar2016-03-011-56/+60
* [NVPTX] Remove workaround for tablegen crash in NVPTXInstrInfo.td.Justin Lebar2016-03-011-28/+7
* [NVPTX] Use different, convergent MIs for convergent calls.Justin Lebar2016-03-011-47/+44
* [NVPTX] Nix hack used to emit '{' and '}' for NVPTX calls.Justin Lebar2016-03-011-9/+3
* [NVPTX] Reformat NVPTXInstrInfo.td, and add additional comments.Justin Lebar2016-03-011-1418/+1400
* [NVPTX] Annotate call machine instructions as calls.Justin Lebar2016-02-171-0/+2
* Reapply r235977 "[DebugInfo] Add debug locations to constant SD nodes"Sergey Dmitrouk2015-04-281-4/+4
OpenPOWER on IntegriCloud