summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonSubtarget.h
Commit message (Expand)AuthorAgeFilesLines
* [SVE][MVT] Fixed-length vector MVT rangesGraham Hunter2019-09-171-1/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [Hexagon] Foundation of support for Hexagon V66Krzysztof Parzyszek2018-12-051-0/+8
* [Hexagon] Implement noreturn optimizationBrendon Cahoon2018-11-091-0/+3
* [Hexagon] Remove support for V4Krzysztof Parzyszek2018-10-191-2/+4
* [Hexagon] Remove 'T' from HasVNN predicates, NFCKrzysztof Parzyszek2018-06-201-10/+10
* [Hexagon] Remove unused function from subtargetKrzysztof Parzyszek2018-05-151-8/+0
* [Hexagon] Remove unused flag from subtarget and (non)corresponding testKrzysztof Parzyszek2018-05-151-2/+0
* [Hexagon] Add a target feature to control using small data sectionKrzysztof Parzyszek2018-05-141-1/+4
* [Hexagon] Add a target feature for generating new-value storesKrzysztof Parzyszek2018-05-141-0/+2
* [Hexagon] Add a target feature for memop generationKrzysztof Parzyszek2018-05-141-6/+9
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-2/+2
* [Hexagon] Subtarget feature to emit one instruction per packetKrzysztof Parzyszek2018-03-121-0/+5
* [Hexagon] Rewrite non-HVX unaligned loads as pairs of aligned onesKrzysztof Parzyszek2018-03-071-0/+6
* [Hexagon] Implement target feature +reserved-r19Krzysztof Parzyszek2018-02-281-0/+3
* Attempt to pacify 4.8.5 with makeArrayRefReid Kleckner2017-12-211-1/+1
* [Hexagon] Allow construction of HVX vector predicatesKrzysztof Parzyszek2017-12-201-4/+28
* [Hexagon] Add support for Hexagon V65Krzysztof Parzyszek2017-12-111-0/+9
* [Hexagon] Implement HexagonSubtarget::useAA()Krzysztof Parzyszek2017-11-301-0/+5
* [Hexagon] Implement HexagonSubtarget::isHVXVectorTypeKrzysztof Parzyszek2017-11-271-0/+10
* [Hexagon] Add HexagonSubtarget::getVectorLength()Krzysztof Parzyszek2017-11-211-0/+9
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [Hexagon] New HVX target features.Sumanth Gundapaneni2017-10-181-4/+5
* [Hexagon] Update Hexagon ArchEnum and sync some downstream changes(NFC)Sumanth Gundapaneni2017-10-181-13/+28
* [Hexagon] Fix initialization of HexagonSubtargetKrzysztof Parzyszek2017-09-261-2/+0
* [Hexagon] Switch to parameterized register classes for HVXKrzysztof Parzyszek2017-09-151-1/+3
* [Hexagon] Check for potential bank conflicts in post-RA schedulingKrzysztof Parzyszek2017-08-281-0/+3
* [Hexagon] Break up DAG mutations into separate classes, move to subtargetKrzysztof Parzyszek2017-08-281-2/+10
* [Target] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-06-191-4/+18
* [Hexagon] Disable predicated calls by defaultKrzysztof Parzyszek2017-05-051-0/+1
* [Hexagon] Use automatically-generated scheduling information for HVXKrzysztof Parzyszek2017-05-031-5/+4
* [Hexagon] Introduce Hexagon V62Krzysztof Parzyszek2017-02-101-0/+3
* [Hexagon] Replace instruction definitions with auto-generated onesKrzysztof Parzyszek2017-02-101-3/+1
* [Hexagon] Add DAG mutations for machine pipelinerKrzysztof Parzyszek2016-12-221-0/+4
* [Hexagon] Referencify MachineInstr in HexagonInstrInfo, NFCKrzysztof Parzyszek2016-07-291-2/+2
* [Hexagon] Add target feature to generate long callsKrzysztof Parzyszek2016-07-251-0/+2
* [Hexagon] Use loop data prefetch on HexagonKrzysztof Parzyszek2016-07-221-0/+3
* [Hexagon] Fix zero latency instructions with multiple predecessorsKrzysztof Parzyszek2016-07-181-2/+6
* [Hexagon] Handle instruction latency for 0 or 2 cyclesKrzysztof Parzyszek2016-07-151-0/+10
* [Hexagon] Add a scheduling DAG mutationKrzysztof Parzyszek2016-07-151-1/+9
* [Hexagon] Add option to enable subregister liveness trackingKrzysztof Parzyszek2016-05-281-0/+2
* [Hexagon] Enable the post-RA schedulerKrzysztof Parzyszek2016-05-261-0/+1
* [Hexagon] Select the aggressive anti-dependency breakerKrzysztof Parzyszek2016-05-261-0/+2
* [Hexagon] Subtarget features/default CPU correctionsKrzysztof Parzyszek2015-12-141-1/+1
* Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the defaultKrzysztof Parzyszek2015-11-251-1/+5
* [Hexagon] Bring HexagonInstrInfo up to dateKrzysztof Parzyszek2015-11-241-0/+6
* [Hexagon] Adding skeleton of HVX extension instructions.Colin LeMahieu2015-10-171-2/+6
* Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MC...Daniel Sanders2015-06-101-1/+1
* Remove useMachineScheduler and replace it with subtarget optionsEric Christopher2015-03-111-0/+5
* [Hexagon] Removing more V4 predicates since V4 is the required minimum.Colin LeMahieu2015-02-091-13/+6
OpenPOWER on IntegriCloud