summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.h
Commit message (Expand)AuthorAgeFilesLines
...
* TargetLowering: Change isShuffleMaskLegal's mask argument type to ArrayRef<in...Zvi Rackover2017-07-261-2/+1
* [SystemZ, LoopStrengthReduce]Jonas Paulsson2017-07-211-1/+2
* [Hexagon] Remove custom lowering of loads of v4i16Krzysztof Parzyszek2017-07-171-1/+0
* [Hexagon] Replace ISD opcode VPACK with VPACKE/VPACKO, NFCKrzysztof Parzyszek2017-07-141-1/+2
* [Hexagon] Convert typed ISD opcodes to generic ones, NFCKrzysztof Parzyszek2017-07-101-8/+4
* [Hexagon] Remove unused ISD opcodes, NFCKrzysztof Parzyszek2017-07-101-15/+0
* DAG: Make mayBeEmittedAsTailCall parameter constMatt Arsenault2017-04-181-1/+1
* [Hexagon] Implement HexagonTargetLowering::CanLowerReturnKrzysztof Parzyszek2017-04-131-0/+5
* [Hexagon] Patterns for CTPOP, BSWAP and BITREVERSEKrzysztof Parzyszek2017-02-231-2/+0
* [Hexagon] Implement @llvm.readcyclecounter()Krzysztof Parzyszek2017-02-221-0/+2
* [Hexagon] Start using regmasks on callsKrzysztof Parzyszek2017-02-171-1/+1
* Revert "[Hexagon] Start using regmasks on calls"Rafael Espindola2017-02-171-1/+1
* [Hexagon] Start using regmasks on callsKrzysztof Parzyszek2017-02-161-1/+1
* [Hexagon] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2016-12-171-6/+18
* [Hexagon] Relocate pattern-related bits to proper placesKrzysztof Parzyszek2016-11-051-4/+0
* [Hexagon] Better handling of HVX vector loweringKrzysztof Parzyszek2016-09-131-0/+3
* [Hexagon] Do not cache alloca instructions during iselKrzysztof Parzyszek2016-08-191-3/+0
* [Hexagon] Improvements to handling and generation of FP instructionsKrzysztof Parzyszek2016-08-191-0/+6
* [Hexagon] Standardize pseudo-instructions for calls and returnsKrzysztof Parzyszek2016-08-121-2/+2
* [Hexagon] Remove unneeded/unused ISD opcodes ARGEXTEND and FCONST32Krzysztof Parzyszek2016-08-101-2/+0
* [Hexagon] Improvements to address mode checks in TargetLoweringKrzysztof Parzyszek2016-08-021-0/+4
* [Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVXKrzysztof Parzyszek2016-07-291-0/+4
* CodeGen: Use MachineInstr& in TargetLowering, NFCDuncan P. N. Exon Smith2016-06-301-2/+3
* [Hexagon] Handle expansion of cmpxchgKrzysztof Parzyszek2016-06-221-0/+2
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-11/+15
* [Hexagon] Recognize "q" and "v" in inline-asm as register constraintsKrzysztof Parzyszek2016-05-181-2/+2
* Use MVT instead of EVT to remove a bunch of unnecessary calls to getSimpleVT.Craig Topper2016-04-151-1/+1
* [Hexagon] Improve handling of unaligned vector loads and storesKrzysztof Parzyszek2016-03-281-0/+3
* [Hexagon] Implement TLS supportKrzysztof Parzyszek2016-02-181-0/+10
* [Hexagon] Add support for __builtin_prefetchKrzysztof Parzyszek2016-02-181-0/+2
* [Hexagon] Add PIC supportKrzysztof Parzyszek2015-12-181-5/+12
* [Hexagon] Implement CONCAT_VECTORS for HVX using V6_vcombineKrzysztof Parzyszek2015-12-031-0/+1
* [Hexagon] Lowering of V60/HVX vector typesKrzysztof Parzyszek2015-11-261-0/+5
* [WinEH] Update exception pointer registersJoseph Tremoulet2015-11-071-0/+14
* [CodeGen] Refactor TLI/AtomicExpand interface to make LLSC explicit.Ahmed Bougacha2015-09-111-4/+1
* [CodeGen] Rename AtomicRMWExpansionKind to AtomicExpansionKind.Ahmed Bougacha2015-09-111-3/+3
* [Hexagon] Add support for atomic RMW operationsKrzysztof Parzyszek2015-07-091-0/+15
* Make isLegalAddressingMode() taking DataLayout as an argumentMehdi Amini2015-07-091-2/+2
* Make TargetLowering::getPointerTy() taking DataLayout as an argumentMehdi Amini2015-07-091-1/+2
* [TargetLowering] StringRefize asm constraint getters.Benjamin Kramer2015-07-051-4/+3
* Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)Alexander Kornienko2015-06-231-1/+1
* Fixed/added namespace ending comments using clang-tidy. NFCAlexander Kornienko2015-06-191-1/+1
* Add address space argument to isLegalAddressingModeMatt Arsenault2015-06-011-1/+2
* Change getTargetNodeName() to produce compiler warnings for missing cases, fi...Matthias Braun2015-05-071-1/+1
* [hexagon] Remove setHexLibcallName, it leaks memory.Benjamin Kramer2015-04-251-3/+0
* [Hexagon] Some cleanup of instruction selection codeKrzysztof Parzyszek2015-04-221-65/+42
* [Hexagon] Overhaul of stack object allocationKrzysztof Parzyszek2015-04-221-1/+1
* [Hexagon] Add support for vector instructionsKrzysztof Parzyszek2015-03-191-17/+42
* Re-commit: [hexagon] Distinguish the 'o', 'v', and 'm' inline assembly memory...Daniel Sanders2015-03-171-2/+5
* Revert r232374: [hexagon] Distinguish the 'o', 'v', and 'm' inline assembly m...Daniel Sanders2015-03-161-5/+2
OpenPOWER on IntegriCloud