summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [TargetLowering] Add code size information on isFPImmLegal. NFCAdhemerval Zanella2019-03-181-1/+2
* Implementation of asm-goto support in LLVMCraig Topper2019-02-081-2/+4
* [opaque pointer types] Pass function types to CallInst creation.James Y Knight2019-02-011-2/+2
* Reapply "IR: Add fp operations to atomicrmw"Matt Arsenault2019-01-221-2/+17
* Revert r351778: IR: Add fp operations to atomicrmwChandler Carruth2019-01-221-17/+2
* IR: Add fp operations to atomicrmwMatt Arsenault2019-01-221-2/+17
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [opaque pointer types] Remove some calls to generic Type subtype accessors.James Y Knight2019-01-101-5/+2
* [Hexagon] Add patterns for funnel shiftsKrzysztof Parzyszek2018-12-201-2/+9
* [Hexagon] Add instruction definitions for Hexagon V66Krzysztof Parzyszek2018-12-051-7/+11
* [x86] allow vector load narrowing with multi-use valuesSanjay Patel2018-11-101-0/+4
* [TargetLowering] Change TargetLoweringBase::getPreferredVectorAction to take ...Craig Topper2018-11-051-2/+2
* [Hexagon] Do not reduce load size for globals in small-dataKrzysztof Parzyszek2018-11-021-0/+15
* [Hexagon] Remove support for V4Krzysztof Parzyszek2018-10-191-121/+30
* [Hexagon] Fix extracting subvectors of non-HVX vNi1Krzysztof Parzyszek2018-10-021-1/+2
* [AtomicExpandPass]: Add a hook for custom cmpxchg expansion in IRAlex Bradbury2018-09-191-3/+6
* Add support for getRegisterByName.Sid Manning2018-09-071-0/+13
* Revert [Hexagon] Add support for getRegisterByName.Sid Manning2018-09-031-46/+0
* [Hexagon] Add support for getRegisterByName.Sid Manning2018-08-311-0/+46
* [Hexagon] Map ISD::TRAP to J2_trap0(#0)Krzysztof Parzyszek2018-08-091-15/+15
* [Hexagon] Diagnose misaligned absolute loads and storesKrzysztof Parzyszek2018-08-081-21/+68
* [Hexagon] Properly scale bit index when extracting elements from vNi1Krzysztof Parzyszek2018-07-251-1/+3
* [CodeGen] Emit more precise AssertZext/AssertSext nodes.Eli Friedman2018-07-111-1/+1
* [Hexagon] Remove 'T' from HasVNN predicates, NFCKrzysztof Parzyszek2018-06-201-8/+8
* [DAGCombiner] Recognize more patterns for ABSKrzysztof Parzyszek2018-06-121-0/+3
* [SelectionDAG] Provide default expansion for rotatesKrzysztof Parzyszek2018-06-121-0/+12
* [Hexagon] Minor cleanups in isel loweringKrzysztof Parzyszek2018-06-051-9/+8
* [SelectionDAG] Expand UADDO/USUBO into ADD/SUBCARRY if legal for targetKrzysztof Parzyszek2018-06-011-5/+32
* Set ADDE/ADDC/SUBE/SUBC to expand by defaultAmaury Sechet2018-06-011-26/+3
* [Hexagon] Generate post-increment for floating point typesBrendon Cahoon2018-05-181-4/+5
* [Hexagon] Add a target feature to control using small data sectionKrzysztof Parzyszek2018-05-141-1/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-5/+5
* [Hexagon] Improve HVX instruction selection (bitcast, vsplat)Krzysztof Parzyszek2018-04-201-0/+1
* [Hexagon] Add/fix patterns for 32/64-bit vector compares and logical opsKrzysztof Parzyszek2018-04-191-47/+48
* Fix a bunch of typoes. NFCFangrui Song2018-03-301-1/+1
* [IR][CodeGen] Remove dependency on EVT from IR/Function.cpp. Move EVT to Code...Craig Topper2018-03-291-1/+1
* [Hexagon] Add support to handle bit-reverse load intrinsicsKrzysztof Parzyszek2018-03-291-0/+102
* Fix layering by moving ValueTypes.h from CodeGen to IRDavid Blaikie2018-03-231-1/+1
* HexagonISelLowering.cpp: fix 'enum in bool context' warningHans Wennborg2018-03-191-2/+2
* [Hexagon] Fix zero-extending non-HVX bool vectorsKrzysztof Parzyszek2018-03-161-1/+8
* [Hexagon] Ignore indexed loads when handling unaligned loadsKrzysztof Parzyszek2018-03-081-3/+4
* [Hexagon] Rewrite non-HVX unaligned loads as pairs of aligned onesKrzysztof Parzyszek2018-03-071-5/+106
* [Hexagon] Handle VACOPY in isel loweringKrzysztof Parzyszek2018-03-021-0/+1
* Recommit [Hexagon] Make the vararg handling a bit more robustKrzysztof Parzyszek2018-02-151-19/+11
* Revert "[Hexagon] Make the vararg handling a bit more robust"Krzysztof Parzyszek2018-02-151-8/+19
* [Hexagon] Make the vararg handling a bit more robustKrzysztof Parzyszek2018-02-151-19/+8
* [Hexagon] Fix lowering of formal arguments after r324737Krzysztof Parzyszek2018-02-151-18/+16
* [Hexagon] Split HVX vector pair loads/stores, expand unaligned loadsKrzysztof Parzyszek2018-02-141-0/+11
* [Hexagon] Simplify some code, NFCKrzysztof Parzyszek2018-02-131-114/+44
* [Hexagon] Remove unnecessary checkKrzysztof Parzyszek2018-02-131-2/+0
OpenPOWER on IntegriCloud