index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
Hexagon
/
HexagonISelLowering.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
[Hexagon] Make the vararg handling a bit more robust
Krzysztof Parzyszek
2018-02-15
1
-19
/
+8
*
[Hexagon] Fix lowering of formal arguments after r324737
Krzysztof Parzyszek
2018-02-15
1
-18
/
+16
*
[Hexagon] Split HVX vector pair loads/stores, expand unaligned loads
Krzysztof Parzyszek
2018-02-14
1
-0
/
+11
*
[Hexagon] Simplify some code, NFC
Krzysztof Parzyszek
2018-02-13
1
-114
/
+44
*
[Hexagon] Remove unnecessary check
Krzysztof Parzyszek
2018-02-13
1
-2
/
+0
*
[Hexagon] Express calling conventions via .td file instead of hand-coding
Krzysztof Parzyszek
2018-02-09
1
-531
/
+119
*
[Hexagon] Extract HVX lowering and selection into HVX-specific files, NFC
Krzysztof Parzyszek
2018-02-06
1
-230
/
+16
*
[Hexagon] Lower concat of more than 2 vectors into build_vector
Krzysztof Parzyszek
2018-02-06
1
-9
/
+9
*
[Hexagon] Split HVX operations on vector pairs
Krzysztof Parzyszek
2018-02-06
1
-30
/
+52
*
[Hexagon] Handle lowering of SETCC via setCondCodeAction
Krzysztof Parzyszek
2018-02-06
1
-1
/
+10
*
[Hexagon] Rename HexagonISelLowering::getNode to getInstr, NFC
Krzysztof Parzyszek
2018-01-31
1
-21
/
+21
*
[Hexagon] Implement HVX codegen for vector shifts
Krzysztof Parzyszek
2018-01-31
1
-63
/
+29
*
[Hexagon] Handle ANY_EXTEND_VECTOR_INREG in lowering
Krzysztof Parzyszek
2018-01-31
1
-0
/
+4
*
[Hexagon] Handle SETCC on vector pairs in lowering
Krzysztof Parzyszek
2018-01-31
1
-0
/
+3
*
Revert: [Hexagon] Make sure that offset on globals matches alignment requirem...
Krzysztof Parzyszek
2018-01-30
1
-40
/
+14
*
[Hexagon] Make sure that offset on globals matches alignment requirements
Krzysztof Parzyszek
2018-01-26
1
-14
/
+40
*
[Hexagon] SETEQ and SETNE are valid integer condition codes
Krzysztof Parzyszek
2018-01-25
1
-1
/
+2
*
[Hexagon] Remove unused HexagonISD opcodes, NFC
Krzysztof Parzyszek
2018-01-24
1
-3
/
+0
*
Fix MSVC "result of 32-bit shift implicitly converted to 64 bits" warning. NFCI.
Simon Pilgrim
2018-01-23
1
-1
/
+1
*
[Hexagon] Implement basic vector operations on vectors vNi1
Krzysztof Parzyszek
2018-01-23
1
-22
/
+278
*
[Hexagon] Implement signed and unsigned multiply-high for vectors
Krzysztof Parzyszek
2018-01-15
1
-0
/
+7
*
[Hexagon] Rewrite LowerVECTOR_SHUFFLE for 32-/64-bit vectors
Krzysztof Parzyszek
2018-01-15
1
-38
/
+115
*
[Hexagon] Fix building 64-bit vector from constant values
Krzysztof Parzyszek
2018-01-11
1
-1
/
+1
*
[Hexagon] Cast elements to correct type when creating constant vector
Krzysztof Parzyszek
2018-01-11
1
-1
/
+2
*
[Hexagon] Set boolean contents in HexagonISelLowering
Krzysztof Parzyszek
2018-01-05
1
-0
/
+2
*
[Hexagon] Replace INSERTRP/EXTRACTRP with INSERT/EXTRACT in HexagonISD
Krzysztof Parzyszek
2018-01-04
1
-12
/
+4
*
[Hexagon] Allow construction of HVX vector predicates
Krzysztof Parzyszek
2017-12-20
1
-129
/
+203
*
[Hexagon] Legalize vector elements to i32 in buildVector32/64
Krzysztof Parzyszek
2017-12-20
1
-15
/
+22
*
[Hexagon] Adjust the value type for BCvt in LowerFormalArguments
Krzysztof Parzyszek
2017-12-20
1
-2
/
+8
*
i[Hexagon] ANY_EXTEND_VECTOR_INREG should be Custom, not Legal in r321004
Krzysztof Parzyszek
2017-12-18
1
-1
/
+2
*
[Hexagon] Generate HVX code for vector sign-, zero- and any-extends
Krzysztof Parzyszek
2017-12-18
1
-0
/
+5
*
[Hexagon] Prefer to widen HVX vectors instead of promoting
Krzysztof Parzyszek
2017-12-18
1
-0
/
+12
*
MachineFunction: Return reference from getFunction(); NFC
Matthias Braun
2017-12-15
1
-4
/
+4
*
TLI: Allow using PSV for intrinsic mem operands
Matt Arsenault
2017-12-14
1
-0
/
+1
*
DAG: Expose all MMO flags in getTgtMemIntrinsic
Matt Arsenault
2017-12-14
1
-3
/
+3
*
[Hexagon] Generate HVX code for comparisons and selects
Krzysztof Parzyszek
2017-12-14
1
-3
/
+14
*
[Hexagon] Remove vectors of i64 from valid HVX types
Krzysztof Parzyszek
2017-12-14
1
-39
/
+20
*
[Hexagon] Add support for Hexagon V65
Krzysztof Parzyszek
2017-12-11
1
-0
/
+38
*
[Hexagon] Generate HVX code for basic arithmetic operations
Krzysztof Parzyszek
2017-12-07
1
-2
/
+14
*
[Hexagon] Generate HVX code for vector construction and access
Krzysztof Parzyszek
2017-12-06
1
-215
/
+98
*
[Hexagon] Remove HexagonISD::PACKHL
Krzysztof Parzyszek
2017-11-29
1
-1
/
+0
*
[Hexagon] Create helpers extractVector and insertVector in lowering
Krzysztof Parzyszek
2017-11-29
1
-135
/
+123
*
[Hexagon] Make sure to zero-extend bytes before building a vector
Krzysztof Parzyszek
2017-11-28
1
-10
/
+12
*
[Hexagon] Implement HexagonSubtarget::isHVXVectorType
Krzysztof Parzyszek
2017-11-27
1
-27
/
+4
*
[Hexagon] Implement buildVector32 and buildVector64 as utility functions
Krzysztof Parzyszek
2017-11-22
1
-133
/
+141
*
[Hexagon] Remove trailing spaces, NFC
Krzysztof Parzyszek
2017-11-22
1
-1
/
+1
*
Fix a bunch more layering of CodeGen headers that are in Target
David Blaikie
2017-11-17
1
-1
/
+1
*
[Hexagon] Return the correct chain edge for i1 function calls
Krzysztof Parzyszek
2017-10-23
1
-1
/
+2
*
[Hexagon] Report error instead of crashing on wrong inline-asm constraints
Krzysztof Parzyszek
2017-10-20
1
-13
/
+14
*
[Hexagon] Reorganize and update instruction patterns
Krzysztof Parzyszek
2017-10-20
1
-0
/
+9
[prev]
[next]