index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
CellSPU
/
SPUSubtarget.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
Remove the CellSPU port.
Eric Christopher
2012-11-14
1
-65
/
+0
*
Prune some includes
Craig Topper
2012-03-27
1
-1
/
+0
*
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
2012-02-18
1
-1
/
+1
*
Move TargetRegistry and TargetSelect from Target to Support where they belong.
Evan Cheng
2011-08-24
1
-1
/
+1
*
Next round of MC refactoring. This patch factor MC table instantiations, MC
Evan Cheng
2011-07-14
1
-14
/
+0
*
- Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfo
Evan Cheng
2011-07-11
1
-1
/
+1
*
Change createAsmParser to take a MCSubtargetInfo instead of triple,
Evan Cheng
2011-07-09
1
-0
/
+13
*
Eliminate asm parser's dependency on TargetMachine:
Evan Cheng
2011-07-08
1
-2
/
+3
*
Compute feature bits at time of MCSubtargetInfo initialization.
Evan Cheng
2011-07-07
1
-2
/
+2
*
Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.
Evan Cheng
2011-07-01
1
-1
/
+1
*
Rename TargetSubtarget to TargetSubtargetInfo for consistency.
Evan Cheng
2011-07-01
1
-3
/
+3
*
- Added MCSubtargetInfo to capture subtarget features and scheduling
Evan Cheng
2011-07-01
1
-1
/
+9
*
Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name to
Evan Cheng
2011-06-30
1
-1
/
+2
*
Enable PostRA scheduling for SPU.
Kalle Raiskila
2010-11-29
1
-0
/
+21
*
Normalize Subtarget constructors to take a target triple string instead of
Daniel Dunbar
2009-08-02
1
-5
/
+1
*
Remove attribution from file headers, per discussion on llvmdev.
Chris Lattner
2007-12-29
1
-3
/
+2
*
Updated source file headers to llvm coding standard.
Scott Michel
2007-12-05
1
-3
/
+2
*
Main CellSPU backend files checked in. Intrinsics and autoconf files
Scott Michel
2007-12-05
1
-0
/
+42