summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha
Commit message (Expand)AuthorAgeFilesLines
* Remove the Alpha backend.Dan Gohman2011-10-2739-5315/+0
* Fix undefined shifts and abs in Alpha backend. Based on patch by Ahmed Charles.Eli Friedman2011-10-131-4/+3
* Build system infrastructure for multiple tblgens.Peter Collingbourne2011-10-061-6/+6
* Add codegen support for vector select (in the IR this means a selectDuncan Sands2011-09-062-2/+3
* Expand ATOMIC_LOAD and ATOMIC_STORE for architectures I don't know well enoug...Eli Friedman2011-08-291-0/+3
* Move TargetRegistry and TargetSelect from Target to Support where they belong.Evan Cheng2011-08-246-6/+4
* Some refactoring so TargetRegistry.h no longer has to include any filesEvan Cheng2011-08-231-0/+1
* New approach to r136737: insert the necessary fences for atomic ops in platfo...Eli Friedman2011-08-031-0/+2
* Rewrite the CMake build to use explicit dependencies between libraries,Chandler Carruth2011-07-293-0/+25
* Code generation for 'fence' instruction.Eli Friedman2011-07-271-0/+2
* Clean up a pile of hacks in our CMake build relating to TableGen.Chandler Carruth2011-07-263-2/+3
* createXXXMCCodeGenInfo should be static.Evan Cheng2011-07-231-2/+2
* Combine all MC initialization routines into one. e.g. InitializeX86MCAsmInfo,Evan Cheng2011-07-221-19/+16
* - Move CodeModel from a TargetMachine global option to MCCodeGenInfo.Evan Cheng2011-07-203-6/+8
* Introduce MCCodeGenInfo, which keeps information that can affect codegenEvan Cheng2011-07-193-8/+18
* Move getInitialFrameState from TargetFrameInfo to MCAsmInfo (suggestions forEvan Cheng2011-07-181-1/+0
* Sink getDwarfRegNum, getLLVMRegNum, getSEHRegNum from TargetRegisterInfo downEvan Cheng2011-07-183-20/+11
* Major update to CMake build to reflect changes in r135219 in theChandler Carruth2011-07-151-1/+0
* Rename createAsmInfo to createMCAsmInfo and move registration code to MCTarge...Evan Cheng2011-07-145-7/+12
* Next round of MC refactoring. This patch factor MC table instantiations, MCEvan Cheng2011-07-1410-41/+113
* - Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfoEvan Cheng2011-07-112-2/+13
* Change createAsmParser to take a MCSubtargetInfo instead of triple,Evan Cheng2011-07-091-0/+13
* Add an intrinsic and codegen support for fused multiply-accumulate. The intentCameron Zwarich2011-07-081-0/+3
* Eliminate asm parser's dependency on TargetMachine:Evan Cheng2011-07-082-2/+3
* Compute feature bits at time of MCSubtargetInfo initialization.Evan Cheng2011-07-072-3/+4
* Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.Evan Cheng2011-07-014-5/+4
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-012-3/+3
* - Added MCSubtargetInfo to capture subtarget features and schedulingEvan Cheng2011-07-012-2/+14
* Hide the call to InitMCInstrInfo into tblgen generated ctor.Evan Cheng2011-07-012-4/+8
* Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name toEvan Cheng2011-06-304-8/+12
* Make sure we use the correct register class here since we'll need toEric Christopher2011-06-301-1/+2
* Remove todo.Eric Christopher2011-06-291-2/+0
* Add a TODO for the Alpha port inline asm constraints.Eric Christopher2011-06-291-0/+2
* Move Alpha from getRegClassForInlineAsmConstraint toEric Christopher2011-06-292-32/+14
* Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...Evan Cheng2011-06-291-2/+1
* Move CallFrameSetupOpcode and CallFrameDestroyOpcode to TargetInstrInfo.Evan Cheng2011-06-282-2/+3
* Hide more details in tablegen generated MCRegisterInfo ctor function.Evan Cheng2011-06-281-2/+1
* Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.incEvan Cheng2011-06-284-6/+7
* Merge XXXGenRegisterDesc.inc XXXGenRegisterNames.inc XXXGenRegisterInfo.h.incEvan Cheng2011-06-275-8/+11
* Starting to refactor Target to separate out code that's needed to fully describeEvan Cheng2011-06-243-9/+11
* Use set operations instead of plain lists to enumerate register classes.Jakob Stoklund Olesen2011-06-151-12/+7
* Remove custom allocation order boilerplate that is no longer needed.Jakob Stoklund Olesen2011-06-091-36/+3
* Add a parameter to CCState so that it can access the MachineFunction.Eric Christopher2011-06-081-4/+4
* Use the dwarf->llvm mapping to print register names in the cfiRafael Espindola2011-05-302-0/+6
* Reserve r29 on Alpha. This fixes all verifier failures in CodeGen/Alpha.Cameron Zwarich2011-05-181-0/+1
* Make the logic for determining function alignment more explicit. No function...Eli Friedman2011-05-062-8/+2
* Fix a ton of comment typos found by codespell. Patch byChris Lattner2011-04-154-5/+5
* Allow targets to specify a the type of the RHS of a shift parameterized on th...Owen Anderson2011-02-252-7/+8
* Use explicit add_subdirectory's for LLVM target sublibraries insteadOscar Fuentes2011-02-201-0/+2
* Swap VT and DebugLoc operands of getExtLoad() for consistency withStuart Hastings2011-02-161-3/+3
OpenPOWER on IntegriCloud