summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM64/ARM64InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-241-2059/+0
* ARM64: model pre/post-indexed operations properly.Tim Northover2014-05-221-0/+2
* ARM64: separate load/store operands to simplify assemblerTim Northover2014-05-221-23/+47
* [ARM64] Adds Cortex-A53 scheduling support for vector load/store post.Chad Rosier2014-05-191-4/+67
* [ARM64] Split tbz/tbnz into W/X register variantBradley Smith2014-05-191-11/+26
* Resolving MSVC warnings about switch statements with a default label, but no ...Aaron Ballman2014-05-191-7/+4
* [ARM64] Increases the Sched Model accuracy for Cortex-A53.Chad Rosier2014-05-161-0/+13
* ARM64: merge "extend" and "shift" addressing-mode enums.Tim Northover2014-05-121-1/+1
* AArch64/ARM64: expunge CPSR from the sourcesTim Northover2014-04-301-26/+26
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-6/+6
* [ARM64] Fix the information we give to the peephole optimizer for comparison.Quentin Colombet2014-04-231-2/+11
* [ARM64] Enable feature predicates for NEON / FP / CRYPTO.Kevin Qin2014-04-231-38/+113
* [cleanup] Lift using directives, DEBUG_TYPE definitions, and even someChandler Carruth2014-04-221-2/+2
* AArch64/ARM64: enable directcond.ll test on ARM64.Tim Northover2014-04-141-0/+2
* [ARM64,C++11]: Range'ify loops in InstrInfo.Jim Grosbach2014-04-101-10/+5
* ARM64: initial backend importTim Northover2014-03-291-0/+1864
OpenPOWER on IntegriCloud