summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/InstPrinter/ARMInstPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Reverting r229831 due to multiple ARM/PPC/MIPS build-bot failures.Michael Kuperstein2015-02-191-7/+7
* Use std::bitset for SubtargetFeaturesMichael Kuperstein2015-02-191-7/+7
* Add support for ARM modified-immediate assembly syntax.Asiri Rathnayake2014-12-021-0/+46
* Add Thumb HVC and ERET virtualisation extension instructions.Charlie Turner2014-12-011-0/+15
* Add ARM ERET and HVC virtualisation extension instructions.Charlie Turner2014-12-011-1/+3
* ARMInstPrinter.cpp: Suppress a warning for -Asserts. [-Wunused-variable]NAKAMURA Takumi2014-10-061-3/+2
* ARM: silence unused variable warningTim Northover2014-10-061-2/+2
* ARM: remove dead InstPrinting codeTim Northover2014-10-061-28/+1
* Thumb2 M-class MSR instruction support changesRenato Golin2014-09-011-41/+45
* ARM: implement MRS/MSR (banked reg) system instructions.Tim Northover2014-08-151-0/+36
* ARM: honor hex immediate formatting for ldr/str i12 offsets.Jim Grosbach2014-06-111-2/+2
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* ARM IAS: properly handle expression operandsSaleem Abdulrasool2014-01-081-10/+23
* Pure refactoring change.Richard Barton2013-10-181-73/+86
* Add hint disassembly syntax for 16-bit Thumb hint instructions.Richard Barton2013-10-181-1/+1
* [ARM] Introduce the 'sevl' instruction in ARMv8.Joey Gouly2013-10-011-0/+5
* [ARMv8] Implement the new DMB/DSB operands.Joey Gouly2013-09-051-1/+1
* [ARMv8] Add MC support for the new load/store acquire/release instructions.Joey Gouly2013-08-271-2/+3
* This corrects the implementation of Thumb ADR instruction. There are three i...Mihai Popa2013-07-031-1/+2
* ARM: operands should be explicit when disassembledAmaury de la Vieuville2013-06-261-8/+3
* ARM: fix thumb1 nop decodingAmaury de la Vieuville2013-06-241-9/+0
* ARM: add operands pre-writeback variants when neededAmaury de la Vieuville2013-06-181-22/+28
* ARM: fix thumb literal loads decodingAmaury de la Vieuville2013-06-181-7/+21
* ARM: fix t2am_imm8_offset operand printing for imm=#-0Amaury de la Vieuville2013-06-131-1/+3
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-101-0/+6
* Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer2013-05-241-3/+3
* ARM: Correct printing of pre-indexed operands.Quentin Colombet2013-04-121-7/+11
* Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls2013-02-221-2/+1
* Added a option to the disassembler to print immediates as hex.Kevin Enderby2012-12-051-7/+7
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-2/+2
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-161-0/+38
* ARM: Better disassembly for pc-relative LDR.Jim Grosbach2012-10-301-2/+2
* Make branch heavy code for generating marked up disassembly simplerKevin Enderby2012-10-231-304/+142
* Add support for annotated disassembly output for X86 and arm.Kevin Enderby2012-10-221-128/+486
* ARMInstPrinter.cpp: Fix a warning in -Asserts. [-Wunused-variable]NAKAMURA Takumi2012-09-221-0/+2
* Whitespace.NAKAMURA Takumi2012-09-221-2/+2
* Fix edge cases of ARM shift operands in arith instructions.Tim Northover2012-09-221-38/+6
* Fix the handling of edge cases in ARM shifted operands.Tim Northover2012-09-221-8/+20
* Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...Jiangning Liu2012-08-021-12/+19
* Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu2012-08-021-0/+19
* ARM: Define generic HINT instruction.Jim Grosbach2012-06-181-0/+21
* Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby2012-06-151-10/+20
* Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby2012-05-171-5/+23
* Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...Silviu Baranga2012-05-111-2/+6
* Refactor IT handling not to store the bottom bit of the condition code in the...Richard Barton2012-04-271-1/+2
* For ARM disassembly only print 32 unsigned bits for the address of branchKevin Enderby2012-04-131-2/+2
* Move getOpcodeName from the various target InstPrinters into the superclass M...Benjamin Kramer2012-04-021-4/+0
* Remove getInstructionName from MCInstPrinter implementations in favor of usin...Craig Topper2012-04-021-2/+2
* Make MCInstrInfo available to the MCInstPrinter. This will be used to remove ...Craig Topper2012-04-021-1/+2
* ARM more NEON VLD/VST composite physical register refactoring.Jim Grosbach2012-03-061-5/+4
OpenPOWER on IntegriCloud