summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* On Darwin ARM, set the UNWIND_RESUME libcall to _Unwind_SjLj_Resume.John McCall2011-05-291-0/+1
* I didn't mean to commit these residues of a personal project.John McCall2011-05-291-1/+0
* On Darwin ARM, set the UNWIND_RESUME libcall to _Unwind_SjLj_Resume.John McCall2011-05-291-0/+1
* Add support for ARM ldrexd/strexd intrinsics. They both use i32 register pairsBruno Cardoso Lopes2011-05-281-0/+22
* Fix the remaining atomic intrinsics to use the right register classes on Thumb2,Cameron Zwarich2011-05-271-10/+23
* Don't use movw / movt for iOS static codegen for now to workaround some tools...Evan Cheng2011-05-271-1/+2
* RTABI chapter 4.3.4 specifies __eabi_mem* calls. Specifically, __eabi_memset ...Renato Golin2011-05-221-0/+6
* Revert accidental commit.Evan Cheng2011-05-201-1/+1
* Revert r131664 and fix it in instcombine instead. rdar://9467055Evan Cheng2011-05-201-1/+1
* Fixed sdiv and udiv for <4 x i16>. The test from r125402 still applies for t...Mon P Wang2011-05-191-7/+7
* Handle perfect shuffle case that generates a vrev for vectors of floats.Tanya Lattner2011-05-181-1/+2
* Revise r131553. Just use the type of the input node and forgo the bitcast. rd...Evan Cheng2011-05-181-4/+3
* Fix an ARMTargetLowering::LowerSELECT bug: legalized result must have same ty...Evan Cheng2011-05-181-1/+3
* In r131488 I misunderstood how VREV works. It splits the vector in half and s...Tanya Lattner2011-05-181-1/+9
* Fix typo.Cameron Zwarich2011-05-181-4/+4
* Fix more of PR8825 by correctly using rGPR registers when lowering atomicCameron Zwarich2011-05-181-2/+11
* Give the 'eh.sjlj.dispatchsetup' intrinsic call the value coming from the setjmpBill Wendling2011-05-111-1/+1
* Make the logic for determining function alignment more explicit. No function...Eli Friedman2011-05-061-5/+2
* Temporarily disable use of divmod compiler-rt functions for iOS.Bob Wilson2011-05-031-6/+0
* Add an unfolded offset field to LSR's Formula record. This is used toDan Gohman2011-05-031-0/+8
* 80-col.Eric Christopher2011-04-291-8/+9
* ARM and Thumb2 support for atomic MIN/MAX/UMIN/UMAX loads.Jim Grosbach2011-04-261-0/+143
* Thumb2 and ARM add/subtract with carry fixes.Andrew Trick2011-04-231-66/+73
* Remove -use-divmod-libcall. Let targets opt in when they are available.Evan Cheng2011-04-201-1/+2
* Excise unintended hunk in 129858. <rdar://problem/7662569>Stuart Hastings2011-04-201-5/+0
* ARM byval support. Will be enabled by another patch to the FE. <rdar://prob...Stuart Hastings2011-04-201-78/+164
* Remove some duplicate op action entries and reorganize.Eric Christopher2011-04-191-8/+5
* Fix a ton of comment typos found by codespell. Patch byChris Lattner2011-04-151-2/+2
* Fix another fcopysign lowering bug. If src is f64 and destination is f32, don'tEvan Cheng2011-04-151-1/+4
* Fix a typo in an ARM-specific DAG combine. This fixes <rdar://problem/9278274>.Cameron Zwarich2011-04-131-1/+1
* Split a store of a VMOVDRR into two integer stores to avoid mixing NEON and ARMCameron Zwarich2011-04-121-2/+22
* Change -arm-trap-func= into a non-arm specific option. Now Intrinsic::trap is...Evan Cheng2011-04-081-23/+1
* Add option to emit @llvm.trap as a function call instead of a trap instructio...Evan Cheng2011-04-071-1/+23
* Prevent ARM DAG Combiner from doing an AND or OR combine on an illegal vector...Tanya Lattner2011-04-071-0/+6
* Change -arm-divmod-libcall to a target neutral option.Evan Cheng2011-04-071-6/+1
* Reapply r128946 (pseudoization of various instructions), and fix the extra im...Owen Anderson2011-04-051-1/+21
* Revert r128946 while I figure out why it broke the buildbots.Owen Anderson2011-04-051-21/+1
* Give RSBS and RSCS the pseudo treatment.Owen Anderson2011-04-051-1/+21
* Fix bugs in the pseuo-ization of ADCS/SBCS pointed out by Jim, as well as doi...Owen Anderson2011-04-051-27/+69
* Revamp the SjLj "dispatch setup" intrinsic.Bill Wendling2011-04-051-1/+1
* Do some peephole optimizations to remove pointless VMOVs from Neon to integerCameron Zwarich2011-04-021-0/+31
* Issue libcalls __udivmod*i4 / __divmod*i4 for div / rem pairs.Evan Cheng2011-04-011-0/+10
* Distribute (A + B) * C to (A * C) + (B * C) to make use of NEON multiplierEvan Cheng2011-03-311-0/+38
* Don't try to create zero-sized stack objects.Evan Cheng2011-03-301-2/+3
* Add a ARM-specific SD node for VBSL so that forms with a constant first operandCameron Zwarich2011-03-301-3/+32
* Add intrinsics @llvm.arm.neon.vmulls and @llvm.arm.neon.vmullu.* back. FrontendsEvan Cheng2011-03-291-0/+7
* Add Neon SINT_TO_FP and UINT_TO_FP lowering from v4i16 to v4f32. FixesCameron Zwarich2011-03-291-0/+35
* Optimizing (zext A + zext B) * C, to (VMULL A, C) + (VMULL B, C) during ...Evan Cheng2011-03-291-15/+81
* Fix the bfi handling for or (and a mask) (and b mask). We need the twoEric Christopher2011-03-261-9/+10
* Re-apply r127953 with fixes: eliminate empty return block if it has no predec...Evan Cheng2011-03-211-0/+10
OpenPOWER on IntegriCloud