summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] use v32f32 for 3 mfma intrinsicsStanislav Mekhanoshin2019-07-121-0/+12
* [AMDGPU] Restrict v_cndmask_b32 abs/neg modifiers to f32Jay Foad2019-07-121-2/+2
* [AMDGPU] gfx908 agpr spillingStanislav Mekhanoshin2019-07-111-2/+45
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-0/+10
* [AMDGPU] Allow abs/neg source modifiers on v_cndmask_b32Jay Foad2019-07-101-7/+8
* AMDGPU: Correct properties for adjcallstack* pseudosMatt Arsenault2019-07-011-0/+4
* AMDGPU: Write LDS objects out as global symbols in code generationNicolai Haehnle2019-06-251-0/+10
* [AMDGPU] gfx1010 core wave32 changesStanislav Mekhanoshin2019-06-201-18/+16
* [AMDGPU] gfx10 wave32 patternsStanislav Mekhanoshin2019-06-181-7/+66
* AMDGPU: Fold readlane from copy of SGPR or immMatt Arsenault2019-06-181-0/+7
* AMDGPU: Be explicit about whether the high-word in SI_PC_ADD_REL_OFFSET is 0Nicolai Haehnle2019-06-161-1/+6
* [AMDGPU] gfx1010 wave32 icmp/fcmp intrinsic changes for wave32Stanislav Mekhanoshin2019-06-131-1/+6
* [AMDGPU] gfx1010 base changes for wave32Stanislav Mekhanoshin2019-06-131-0/+18
* AMDGPU: Assume call pseudos are convergentMatt Arsenault2019-05-211-0/+6
* [AMDGPU] gfx1010: use fmac instructionsStanislav Mekhanoshin2019-05-041-1/+9
* Revert "AMDGPU: Split block for si_end_cf"Mark Searles2019-04-271-1/+0
* [AMDGPU] predicate and feature refactoringStanislav Mekhanoshin2019-04-051-4/+4
* AMDGPU: Split block for si_end_cfMatt Arsenault2019-04-031-0/+1
* [AMDGPU] Pre-allocate WWM registers to reduce VGPR pressure.Neil Henning2019-04-011-0/+7
* AMDGPU: Fix missing scc implicit def on s_andn2_b64_termMatt Arsenault2019-03-271-18/+13
* AMDGPU: wave_barrier is not isBarrierMatt Arsenault2019-03-271-1/+0
* AMDGPU: Set hasSideEffects 0 on _term instructionsMatt Arsenault2019-03-251-0/+3
* [AMDGPU] Added v5i32 and v5f32 register classesTim Renouf2019-03-221-0/+22
* [AMDGPU] Support for v3i32/v3f32Tim Renouf2019-03-211-0/+21
* [AMDGPU] Asm/disasm v_cndmask_b32_e64 with abs/neg source modifiersTim Renouf2019-03-181-13/+32
* Revert "AMDGPU/NFC: Cleanup subtarget predicates"Konstantin Zhuravlyov2019-02-221-2/+2
* AMDGPU/NFC: Cleanup subtarget predicatesKonstantin Zhuravlyov2019-02-211-2/+2
* AMDGPU: Remove GCN features and predicatesMatt Arsenault2019-02-081-17/+3
* [AMDGPU] Support emitting GOT relocations for function callsScott Linder2019-02-041-15/+5
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Add a fast path for icmp.i1(src, false, NE)Marek Olsak2019-01-151-0/+5
* AMDGPU: Add patterns for v4i16/v4f16 -> v4i16/v4f16 bitcastsRhys Perry2018-12-191-0/+2
* [AMDGPU] Restored selection of scalar_to_vector (v2x16)Stanislav Mekhanoshin2018-11-191-9/+9
* AMDGPU: Fix analyzeBranch failing with pseudoterminatorsMatt Arsenault2018-11-161-1/+2
* AMDGPU: Additional pattern for i16 median3 matchingAakanksha Patil2018-11-141-4/+17
* AMDGPU: Adding more median3 patternsAakanksha Patil2018-11-121-3/+4
* AMDGPU: Remove PHI loop condition optimizationNicolai Haehnle2018-10-311-16/+0
* DAG: Change behavior of fminnum/fmaxnum nodesMatt Arsenault2018-10-221-6/+7
* AMDGPU: Add support pattern for SUB of one bitChangpeng Fang2018-10-191-0/+10
* AMDGPU: Add Selection patterns to support add of one bit.Changpeng Fang2018-09-251-0/+12
* [AMDGPU] Divergence driven instruction selection. Part 1.Alexander Timofeev2018-09-211-3/+5
* [AMDGPU] Add instruction selection for i1 to f16 conversionCarl Ritson2018-09-191-0/+10
* AMDGPU: Fix packing undef parts of build_vectorMatt Arsenault2018-08-121-2/+21
* AMDGPU: Use SPseudoInst helperMatt Arsenault2018-08-011-8/+5
* AMDGPU: Reduce code size with fcanonicalize (fneg x)Matt Arsenault2018-07-301-0/+10
* AMDGPU: Fix code size for return_to_epilog pseudoMatt Arsenault2018-07-271-0/+1
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-2/+1
* [AMDGPU] Overload llvm.amdgcn.fmad.ftz to support f16Stanislav Mekhanoshin2018-06-281-5/+9
* AMDGPU: Add implicit def of SCC to kill and indirect pseudosNicolai Haehnle2018-06-211-2/+10
* AMDGPU: Fix scalar_to_vector for v4i16/v4f16Matt Arsenault2018-06-201-0/+10
OpenPOWER on IntegriCloud