summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] Sort out and rename multiple CI/VI predicatesStanislav Mekhanoshin2019-04-061-2/+2
* [AMDGPU][MC][GFX9] Added support of operands shared_base, shared_limit, priva...Dmitry Preobrazhensky2019-03-201-7/+12
* [AMDGPU] Silence gcc 7 warningsStanislav Mekhanoshin2019-03-131-2/+2
* [AMDGPU] Mark enum types in SIDefines.h as unsignedStanislav Mekhanoshin2019-03-111-1/+1
* [AMDGPU] Implement AMDGPUMCInstrAnalysisScott Linder2019-03-051-0/+2
* [AMDGPU][MC] Enable lds_direct operand for v_readfirstlane_b32, v_readlane_b3...Dmitry Preobrazhensky2019-03-041-0/+13
* [AMDGPU][MC] Added support of lds_direct operandDmitry Preobrazhensky2019-02-081-0/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-0/+1
* AMDGPU: Refactor MIMG instruction TableGen using generic tablesNicolai Haehnle2018-06-211-9/+5
* AMDGPU: Turn D16 for MIMG instructions into a regular operandNicolai Haehnle2018-06-211-6/+10
* AMDGPU: Remove #include "MCTargetDesc/AMDGPUMCTargetDesc.h" from common headersTom Stellard2018-05-221-0/+1
* AMDGPU: Add disasm tests for deep learning instructions + fix v_fmac_f32 disasmKonstantin Zhuravlyov2018-05-151-1/+2
* AMDGPU: Add Vega12 and Vega20Matt Arsenault2018-04-301-1/+11
* AMDGPU/MC: Allow disassembling without symbol infoNicolai Haehnle2018-04-101-0/+3
* [AMDGPU] Improve disassembler error handlingTim Corringham2018-03-261-1/+4
* [AMDGPU][MC] Corrected GATHER4 opcodesDmitry Preobrazhensky2018-03-121-3/+8
* [AMDGPU][MC] Corrected dst/data size for MIMG opcodes with d16 modifierDmitry Preobrazhensky2018-02-051-4/+20
* AMDGPU/SI: Add decoding in the GFX80_UNPACKED decoding namespace.Changpeng Fang2018-01-301-0/+5
* [AMDGPU][MC] Added support of 64-bit image atomicsDmitry Preobrazhensky2018-01-261-3/+32
* [AMDGPU][MC][GFX9] Enable inline constants for SDWA operandsDmitry Preobrazhensky2018-01-171-2/+11
* [AMDGPU][MC][GFX8][GFX9] Added XNACK_MASK supportDmitry Preobrazhensky2018-01-101-3/+3
* [AMDGPU][MC] Added support of 256- and 512-bit tuples of ttmp registersDmitry Preobrazhensky2017-12-221-5/+30
* AMDGPU: Partially fix disassembly of MIMG instructionsMatt Arsenault2017-12-131-1/+41
* [AMDGPU][MC][GFX9] Corrected encoding of ttmp registers, disabled tba/tmaDmitry Preobrazhensky2017-12-111-14/+42
* [AMDGPU][MC][GFX8][GFX9] Corrected names of integer v_{add/addc/sub/subrev/su...Dmitry Preobrazhensky2017-11-201-0/+3
* [AMDGPU] Fix some Clang-tidy modernize-use-using and Include What You Use war...Eugene Zelenko2017-08-101-13/+28
* [AMDGPU][MC][GFX9] Added 16-bit renamed and "_legacy" VALU opcodesDmitry Preobrazhensky2017-08-091-0/+3
* AMDGPU: Add instruction definitions for some scratch_* instructionsMatt Arsenault2017-07-211-0/+7
* [AMDGPU][MC] Corrected disassembler for proper decoding of v_mqsad_u32_u8Dmitry Preobrazhensky2017-07-181-0/+5
* [AMDGPU] SDWA: several fixes for V_CVT and VOPC instructionsSam Kolton2017-06-271-1/+3
* [AMDGPU][MC][GFX9] Corrected VOP3P relevant code to fix disassembler failuresDmitry Preobrazhensky2017-06-211-2/+0
* [AMDGPU] SDWA: merge VI and GFX9 pseudo instructionsSam Kolton2017-06-211-30/+68
* Move Object format code to lib/BinaryFormat.Zachary Turner2017-06-071-1/+1
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-3/+2
* [AMDGPU] SDWA: add disassembler support for GFX9Sam Kolton2017-05-261-20/+73
* [AMDGPU][MC] Corrected disassembler to decode instructions with 2 literalsDmitry Preobrazhensky2017-05-191-4/+10
* AMDGPU: Fix crash when disassembling VOP3 macMatt Arsenault2017-04-101-4/+12
* AMDGPU: Add VOP3P instruction formatMatt Arsenault2017-02-271-0/+17
* AMDGPU: Fix disassembly of aperture registersMatt Arsenault2017-02-181-0/+5
* AMDGPU: Replace assert with report_fatal_errorMatt Arsenault2017-02-151-1/+2
* AMDGPU: Fix handling of 16-bit immediatesMatt Arsenault2016-12-101-25/+119
* AMDGPU: Disallow exec as SMEM instruction operandMatt Arsenault2016-11-291-4/+9
* AMDGPU: Replace assert(false) with unreachableMatt Arsenault2016-11-151-3/+11
* AMDGPU: Whitespace fixesMatt Arsenault2016-11-011-3/+3
* Move the global variables representing each Target behind accessor functionMehdi Amini2016-10-091-2/+4
* [AMDGPU] Disassembler: print label names in branch instructionsSam Kolton2016-10-061-0/+58
* Revert "[AMDGPU] Disassembler: print label names in branch instructions"Sam Kolton2016-09-261-58/+0
* [AMDGPU] Disassembler: print label names in branch instructionsSam Kolton2016-09-261-0/+58
* AMDGPU: Expand register indexing pseudos in custom inserterMatt Arsenault2016-07-191-0/+5
OpenPOWER on IntegriCloud