summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/DSInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* TableGen/GlobalISel: Add way for SDNodeXForm to work on timmMatt Arsenault2020-01-091-1/+1
* AMDGPU: Use new PatFrag system for d16 storesMatt Arsenault2020-01-091-2/+2
* AMDGPU: Add register class to DS_SWIZZLE_B32 patternMatt Arsenault2020-01-091-1/+1
* [AMDGPU] Add missing flags to DS_RealStanislav Mekhanoshin2019-11-051-0/+2
* [AMDGPU] deduplicate tablegen predicatesStanislav Mekhanoshin2019-11-041-1/+1
* [AMDGPU][MC][GFX9][GFX10] Corrected number of src operands for ds_[read/write...Dmitry Preobrazhensky2019-10-111-5/+18
* Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Matt Arsenault2019-09-191-1/+1
* Revert r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Hans Wennborg2019-09-191-1/+1
* GlobalISel: Don't materialize immarg arguments to intrinsicsMatt Arsenault2019-09-191-1/+1
* AMDGPU: Remove code address space predicatesMatt Arsenault2019-09-091-2/+2
* AMDGPU/GlobalISel: Avoid repeating 32-bit type listsMatt Arsenault2019-09-061-1/+1
* AMDGPU/GlobalISel: Fix load/store of types in other address spacesMatt Arsenault2019-09-061-4/+18
* AMDGPU/GlobalISel: Select local atomic cmpxchgMatt Arsenault2019-08-011-1/+1
* AMDGPU/GlobalISel: Allow selection of DS atomicrmwMatt Arsenault2019-08-011-1/+1
* AMDGPU: Start redefining atomic PatFragsMatt Arsenault2019-08-011-6/+6
* AMDGPU/GlobalISel: Select simple local storesMatt Arsenault2019-08-011-1/+1
* AMDGPU: Don't use SDNodeXForm for DS offset outputMatt Arsenault2019-07-221-12/+12
* AMDGPU: Force s_waitcnt after GWS instructionsMatt Arsenault2019-07-191-1/+4
* [AMDGPU] Copy missing predicate from pseudo to realStanislav Mekhanoshin2019-07-151-0/+1
* [AMDGPU][MC] Corrected encoding of src0 for DS_GWS_* instructionsDmitry Preobrazhensky2019-07-151-3/+5
* AMDGPU: Split extload/zextload local load patternsMatt Arsenault2019-07-081-3/+6
* AMDGPU: Support GDS atomicsNicolai Haehnle2019-07-011-42/+46
* AMDGPU: Add intrinsics for DS GWS semaphore instructionsMatt Arsenault2019-06-201-0/+2
* AMDGPU: Insert mem_viol check loop around GWS pre-GFX9Matt Arsenault2019-06-201-1/+1
* Reapply "AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsics"Matt Arsenault2019-06-191-1/+5
* Revert rL363678 : AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsicsSimon Pilgrim2019-06-191-5/+1
* AMDGPU: Add ds_gws_init / ds_gws_barrier intrinsicsMatt Arsenault2019-06-181-1/+5
* [AMDGPU] gfx1010 DS implementationStanislav Mekhanoshin2019-05-011-163/+207
* [AMDGPU] Sort out and rename multiple CI/VI predicatesStanislav Mekhanoshin2019-04-061-2/+2
* [AMDGPU] predicate and feature refactoringStanislav Mekhanoshin2019-04-051-10/+10
* AMDGPU: Move d16 load matching to preprocess stepMatt Arsenault2019-03-081-34/+17
* [AMDGPU] Mark ds instructions as meybeAtomicStanislav Mekhanoshin2019-03-011-0/+1
* Revert "AMDGPU/NFC: Cleanup subtarget predicates"Konstantin Zhuravlyov2019-02-221-7/+7
* AMDGPU/NFC: Cleanup subtarget predicatesKonstantin Zhuravlyov2019-02-211-7/+7
* AMDGPU: Remove GCN features and predicatesMatt Arsenault2019-02-081-2/+0
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Add llvm.amdgcn.ds.ordered.add & swapMarek Olsak2019-01-161-0/+5
* AMDGPU: Avoid selecting ds_{read,write}2_b32 on SINicolai Haehnle2018-10-171-1/+3
* AMDGPU: Add patterns for i32/i64 local atomic load/storeMatt Arsenault2018-06-221-0/+21
* AMDGPU: Add D16 instructions preserve unused bits featureKonstantin Zhuravlyov2018-05-041-2/+2
* [AMDGPU][MC] Added ds_add_src2_f32Dmitry Preobrazhensky2018-03-281-0/+3
* [AMDGPU] Supported ds_write_b128 generation.Farhana Aleen2018-03-161-0/+2
* [AMDGPU] Supported ds_read_b128 generation; Widened vector length for local a...Farhana Aleen2018-03-091-0/+1
* AMDGPU: Stop using .NAME in .td filesNicolai Haehnle2018-02-221-6/+6
* [AMDGPU] add LDS f32 intrinsicsDaniil Fukalov2018-01-171-1/+4
* AMDGPU: Select DS insts without m0 initializationMatt Arsenault2017-11-291-59/+113
* AMDGPU: Add separate definitions for DS insts without m0 useMatt Arsenault2017-11-151-154/+207
* AMDGPU: Select d16 loads into low component of registerMatt Arsenault2017-11-131-0/+18
* AMDGPU: Cleanup local atomic node namesMatt Arsenault2017-10-231-27/+27
* AMDGPU: Remove global isGCN predicatesMatt Arsenault2017-10-031-15/+11
OpenPOWER on IntegriCloud