summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU: Refactor treatment of denormal modeMatt Arsenault2019-11-191-3/+4
* Sink all InitializePasses.h includesReid Kleckner2019-11-131-0/+1
* AMDGPU: Preserve value name when inserting mul24 intrinsicMatt Arsenault2019-08-241-1/+3
* AMDGPU: Introduce a flag to disable mul24 intrinsic formationMatt Arsenault2019-08-241-1/+7
* AMDGPU: Add 24-bit mul intrinsicsMatt Arsenault2019-07-151-0/+127
* [opaque pointer types] Pass value type to LoadInst creation.James Y Knight2019-02-011-1/+1
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [IRBuilder] Fixup CreateIntrinsic to allow specifying Types to Mangle.Neil Henning2018-10-081-4/+4
* AMDGPU: Remove remnants of old address space mappingMatt Arsenault2018-08-311-4/+2
* [NFC] Rename the DivergenceAnalysis to LegacyDivergenceAnalysisNicolai Haehnle2018-08-301-5/+5
* [AMDGPU] Use AssumptionCacheTracker in the divrem32 expansionStanislav Mekhanoshin2018-07-251-13/+21
* AMDGPU: Refactor Subtarget classesTom Stellard2018-07-111-2/+2
* [AMDGPU] Early expansion of 32 bit udiv/uremStanislav Mekhanoshin2018-06-281-4/+316
* AMDGPU: Fix AMDGPUCodeGenPrepare using uninitialized AMDGPUAS structMatt Arsenault2018-06-281-1/+2
* AMDGPU: Try a lot harder to emit scalar loadsMatt Arsenault2018-06-071-0/+9
* [AMDGPU] Improve reciprocal handlingStanislav Mekhanoshin2018-06-061-7/+13
* AMDGPU: Preserve metadata when widening loadsMatt Arsenault2018-06-051-2/+23
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-6/+6
* Reapply "AMDGPU: Add 32-bit constant address space"Matt Arsenault2018-02-091-1/+2
* Revert "AMDGPU: Add 32-bit constant address space"Rafael Espindola2018-02-071-2/+1
* AMDGPU: Add 32-bit constant address spaceMarek Olsak2018-02-071-1/+2
* [IR] redefine 'UnsafeAlgebra' / 'reassoc' fast-math-flags and add 'trans' fas...Sanjay Patel2017-11-061-1/+1
* AMDGPU : Widen extending scalar loads to 32-bits.Wei Ding2017-07-261-0/+45
* [AMDGPU] Always use rcp + mul with fast mathStanislav Mekhanoshin2017-07-061-1/+3
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-2/+2
* [LegacyPassManager] Remove TargetMachine constructorsFrancis Visoiu Mistrih2017-05-181-10/+14
* AMDGPU: Cleanup control flow intrinsicsMatt Arsenault2017-03-171-4/+1
* AMDGPU: Support v2i16/v2f16 packed operationsMatt Arsenault2017-02-271-5/+13
* AMDGPU: Improve nsw/nuw/exact when promoting uniform i16 opsMatt Arsenault2017-02-011-18/+41
* [AMDGPU] Fix some Clang-tidy modernize and Include What You Use warnings; oth...Eugene Zelenko2017-01-201-14/+26
* AMDGPU: Allow rcp and rsq usage with f16Matt Arsenault2016-12-221-1/+0
* AMDGPU: Fix crash on i16 constant expressionMatt Arsenault2016-12-061-2/+3
* [AMDGPU] AMDGPUCodeGenPrepare: remove extra ';'Konstantin Zhuravlyov2016-10-071-1/+1
* [AMDGPU] Promote uniform (i1, i16] operations to i32Konstantin Zhuravlyov2016-10-071-97/+101
* [AMDGPU] Promote uniform i16 bitreverse intrinsic to i32Konstantin Zhuravlyov2016-10-061-11/+65
* [AMDGPU] Sign extend AShr when promoting (instead of zero extending)Konstantin Zhuravlyov2016-10-031-2/+2
* Use StringRef in Pass/PassManager APIs (NFC)Mehdi Amini2016-10-011-3/+1
* [AMDGPU] Promote uniform i16 ops to i32 ops for targets that have 16 bit inst...Konstantin Zhuravlyov2016-09-281-3/+234
* AMDGPU: Use rcp for fdiv 1, x with fpmath metadataMatt Arsenault2016-07-261-1/+1
* AMDGPU: Change fdiv lowering based on !fpmath metadataMatt Arsenault2016-07-191-6/+117
* AMDGPU: Add stub custom CodeGenPrepare passMatt Arsenault2016-06-241-0/+82
OpenPOWER on IntegriCloud