summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64Subtarget.h
Commit message (Expand)AuthorAgeFilesLines
* [AArch64] Disable useAA for Cortex-A57.Hao Liu2014-11-191-1/+1
* [PBQP] Replace PBQPBuilder with composable constraints (PBQPRAConstraint).Lang Hames2014-10-091-0/+2
* constify TargetMachine parameter.Eric Christopher2014-10-031-1/+2
* [AArch64] Enable post-RA MI scheduler.Chad Rosier2014-09-121-0/+3
* [AArch64] Enabled AA support for Cortex-A57.Chad Rosier2014-09-081-1/+1
* [AArch64] Enabled AA support for Cortex-A53.Chad Rosier2014-09-081-0/+2
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-3/+3
* [AArch64] Add a few isTarget* API to AArch64 Subtarget.Chad Rosier2014-08-061-1/+4
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-5/+10
* Implement AArch64 TTI interface isAsCheapAsAMove.Jiangning Liu2014-07-291-0/+2
* Run sort_includes.py on the AArch64 backend.Benjamin Kramer2014-07-251-1/+1
* Move to a private function to initialize the subtarget dependenciesEric Christopher2014-06-111-2/+7
* Move AArch64TargetLowering to AArch64Subtarget.Eric Christopher2014-06-101-1/+6
* Move AArch64InstrInfo to AArch64Subtarget.Eric Christopher2014-06-101-0/+3
* Move AArch64SelectionDAGInfo down to the subtarget.Eric Christopher2014-06-101-0/+3
* Remove the cached little endian variable. We can get it easily offEric Christopher2014-06-101-4/+1
* Move DataLayout onto the AArch64 subtarget.Eric Christopher2014-06-101-1/+3
* Move AArch64FrameLowering into the subtarget.Eric Christopher2014-06-101-1/+8
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-241-0/+110
* AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover2014-05-241-89/+0
* [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final...Craig Topper2014-04-291-1/+1
* [cleanup] Fix two headers where we included a standard library headerChandler Carruth2014-04-221-2/+1
* This commit enables unaligned memory accesses of vector types on AArch64 back...Jiangning Liu2014-04-181-0/+7
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-061-0/+5
* Revert "[AArch64] This is a work in progress to provide a machine description"Chad Rosier2014-03-041-5/+0
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-031-0/+5
* Add AArch64 big endian Target (aarch64_be)Christian Pirker2014-02-241-1/+7
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-191-0/+1
* Revert r194865 and r194874.Alexey Samsonov2013-11-181-1/+0
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-151-0/+1
* [AArch64] Make the use of FP instructions optional, but enabled by default.Amara Emerson2013-10-311-1/+11
* AArch64: enable MISched by default.Tim Northover2013-10-091-0/+4
* Clean up some usage of Triple. The base class has methods for determining if...Cameron Esfahani2013-08-291-1/+1
* AArch64: add initial NEON supportTim Northover2013-08-011-0/+3
* Add AArch64 as an experimental target.Tim Northover2013-01-311-0/+54
OpenPOWER on IntegriCloud