summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
Commit message (Expand)AuthorAgeFilesLines
* Use StringRef in Pass/PassManager APIs (NFC)Mehdi Amini2016-10-011-3/+1
* MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compu...Matthias Braun2016-08-251-1/+1
* [AArch64LoadStoreOptimizer] Check aliasing correctly when creating paired loa...Eli Friedman2016-08-121-1/+4
* [AArch64LoadStoreOpt] Handle offsets correctly for post-indexed paired loads.Eli Friedman2016-08-121-5/+5
* [AArch64] Re-factor code shared by AArch64LoadStoreOpt and AArch64InstrInfo.Geoff Berry2016-08-121-37/+3
* [AArch64] Load/store opt: Don't count transient instructions towards search l...Geoff Berry2016-07-211-15/+14
* [AArch64] Register AArch64LoadStoreOptimizer so it can be run by llc -run-pas...Geoff Berry2016-07-201-4/+0
* AArch64: Avoid implicit iterator conversions, NFCDuncan P. N. Exon Smith2016-07-081-155/+155
* CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith2016-06-301-21/+21
* Untabify.NAKAMURA Takumi2016-06-201-1/+1
* [AArch64] Move comments closer to relevant check. NFC.Chad Rosier2016-06-101-6/+4
* [AArch64] Refactor a check earlier. NFC.Chad Rosier2016-06-101-12/+18
* AArch64: Do not test for CPUs, use SubtargetFeaturesMatthias Braun2016-06-021-14/+2
* [AArch64] Disable narrow load merge by defaultJun Bum Lim2016-05-201-1/+1
* [AArch64] Decouple zero store promotion from narrow ld merge. NFC.Jun Bum Lim2016-05-061-28/+16
* Add optimization bisect opt-in calls for AArch64 passesAndrew Kaylor2016-04-251-0/+3
* Add MachineFunctionProperty checks for AllVRegsAllocated for target passesDerek Schuff2016-04-041-0/+5
* [AArch64] Handle missing store pair opportunityJun Bum Lim2016-03-311-22/+23
* [AArch64] Fix warnings pointed out by Hal.Chad Rosier2016-03-301-1/+5
* [AArch64] Enable more load clustering in the MI Scheduler.Chad Rosier2016-03-181-29/+2
* [AArch64] Move helper functions into TII, so they can be reused elsewhere. NFC.Chad Rosier2016-03-091-47/+21
* [AArch64] Add MMOs to unscaled pairs.Chad Rosier2016-03-081-3/+2
* [AArch64] Add support for Qualcomm Kryo CPU.Chad Rosier2016-02-121-1/+1
* [AArch64] Merge two adjacent str WZR into str XZRJun Bum Lim2016-02-121-15/+30
* [AArch64] Refactoring findMatchingStore() in aarch64-ldst-opt; NFCJun Bum Lim2016-02-111-11/+13
* [AArch64] Improve load/store optimizer to handle LDUR + LDR.Chad Rosier2016-02-111-11/+68
* [AArch64] Refactor is logic into a helper function. NFC.Chad Rosier2016-02-101-12/+22
* [AArch64] Update comment to match reality. NFC.Chad Rosier2016-02-101-2/+2
* [AArch64] This bit of logic is specific to pairing. NFC.Chad Rosier2016-02-101-8/+10
* [AArch64] This check is specific to merging instructions. NFC.Chad Rosier2016-02-091-4/+4
* [AArch64] AArch64LoadStoreOptimizer: fix bug in pre-inc check iteratorGeoff Berry2016-02-091-8/+9
* [AArch64] Bail even earlier if the instructions modifieds the base register. ...Chad Rosier2016-02-091-5/+6
* [AArch64] Simplify. NFC.Chad Rosier2016-02-091-3/+1
* [AArch64] Add an assert to ensure we don't scale an offset that can't be scaled.Chad Rosier2016-02-091-1/+3
* [AArch64] Add a FIXME about invalid KILL markers after the ld/st opt pass.Chad Rosier2016-02-091-0/+5
* [AArch64] Remove redundant calls and clang format. NFC.Chad Rosier2016-02-091-42/+40
* [AArch64] Hoist now common logic. NFC.Chad Rosier2016-02-091-13/+9
* [AArch64] Rename variable to make it clear we're merging here, not pairing.Chad Rosier2016-02-091-19/+19
* [AArch64] Separage the codegen logic for widening vs. pairing. NFC.Chad Rosier2016-02-091-38/+94
* [AArch64] Cleanup to simplify logic when widening vs. pairing loads/stores. NFC.Chad Rosier2016-02-091-13/+50
* [AArch64] Rename variable to improve readability. NFC.Chad Rosier2016-02-091-5/+5
* [AArch64] Remove stale comment.Chad Rosier2016-02-091-3/+0
* [AArch64] Refactoring aarch64-ldst-opt. NCF.Jun Bum Lim2016-02-051-25/+38
* Revert "[AArch64] Improve load/store optimizer to handle LDUR + LDR (take 3)."Renato Golin2016-02-051-76/+21
* [AArch64] Bound the number of instructions we scan when searching for updates.Chad Rosier2016-02-041-14/+26
* [AArch64] Improve load/store optimizer to handle LDUR + LDR (take 3).Chad Rosier2016-02-041-21/+76
* Revert "[AArch64] Improve load/store optimizer to handle LDUR + LDR."Chad Rosier2016-02-041-77/+22
* [AArch64] Improve load/store optimizer to handle LDUR + LDR.Chad Rosier2016-02-041-22/+77
* [AArch64] Add a FIXME comment.Chad Rosier2016-02-021-0/+2
* [AArch64] Allocate the modified and used regs only once per function.Chad Rosier2016-02-021-12/+17
OpenPOWER on IntegriCloud