summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AArch64][GlobalISel] Implement selection for G_SHL of <2 x i64>Amara Emerson2019-09-211-1/+3
* [AArch64][GlobalISel] Selection support for G_ASHR of <2 x s64>Amara Emerson2019-09-211-1/+5
* [AArch64][GlobalISel] Select arithmetic extended register patternsJessica Paquette2019-08-291-28/+201
* GlobalISel: Add known bits to InstructionSelectorMatt Arsenault2019-08-291-2/+3
* [GlobalISel][AArch64] Use a GISelPredicateCode to select llvm.aarch64.stlxr.*Jessica Paquette2019-08-291-59/+0
* [AArch64][GlobalISel] Select @llvm.aarch64.ldaxr.* intrinsicsJessica Paquette2019-08-291-0/+12
* [AArch64][GlobalISel] Import XRO load/store patterns instead of custom selectionJessica Paquette2019-08-231-66/+26
* [AArch64][GlobalISel] Select logical_imm32 and logical_imm64 patternsJessica Paquette2019-08-201-0/+18
* [AArch64][GlobalISel] Select patterns which use shifted register operandsJessica Paquette2019-08-201-0/+73
* [nfc] Silent gcc warningSerge Guelton2019-08-191-3/+2
* [AArch64][GlobalISel] Fix an assertion during G_UNMERGE selection for s128 ty...Amara Emerson2019-08-161-1/+3
* [SDAG] Minor code cleanup/standardization of atomic accessors [NFC]Philip Reames2019-08-151-2/+2
* [AArch64][GlobalISel] Custom selection for s8 load acquire.Amara Emerson2019-08-141-1/+8
* GlobalISel: Change representation of shuffle masksMatt Arsenault2019-08-131-44/+7
* [AArch64][GlobalISel] Replace explicit vreg creation with implicit using SrcO...Amara Emerson2019-08-131-3/+4
* [GlobalISel] Make the InstructionSelector instance non-const, allowing state ...Amara Emerson2019-08-131-4/+14
* [aarch64] Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-121-10/+10
* AArch64: support TLS on Darwin platforms in GlobalISel.Tim Northover2019-08-091-4/+34
* [globalisel] Allow SrcOp to convert an APInt and render it as an immediate op...Daniel Sanders2019-08-061-1/+1
* AArch64: bail instead of asserting on unexpected type in G_CONSTANT 0.Tim Northover2019-08-061-2/+2
* AArch64: use xzr/wzr for constant 0 in GlobalISel.Tim Northover2019-08-061-0/+25
* [AArch64][GlobalISel] Eliminate redundant G_ZEXT when the source is implicitl...Amara Emerson2019-08-021-0/+17
* [AArch64][GlobalISel] Support the neg_addsub_shifted_imm32 patternJessica Paquette2019-08-021-12/+57
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-10/+9
* SelectionDAG, MI, AArch64: Widen target flags fields/arguments from unsigned ...Peter Collingbourne2019-07-311-3/+3
* [AArch64][GlobalISel] Select @llvm.aarch64.stlxr for 32-bit pointersJessica Paquette2019-07-261-3/+21
* [AArch64][GlobalISel] Simplify zext/sext selection, use MachineIRBuilder. NFC.Amara Emerson2019-07-261-32/+28
* [AArch64][GlobalISel] Select immediate modes for ADD when selecting G_GEPJessica Paquette2019-07-241-2/+35
* [AArch64][GlobalISel] Fold G_MUL into XRO load addressing mode when possibleJessica Paquette2019-07-241-9/+40
* [AArch64][GlobalISel] Make vector dup optimization look at last elt of ZeroVecJessica Paquette2019-07-241-1/+1
* [AArch64] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off builds after ...Fangrui Song2019-07-241-0/+1
* [AArch64][GlobalISel] Add support for s128 loads, stores, extracts, truncs.Amara Emerson2019-07-231-11/+73
* [GlobalISel][AArch64] Teach GISel to handle shifts in load addressing modesJessica Paquette2019-07-231-7/+124
* [GlobalISel][AArch64] Contract trivial same-size cross-bank copies into G_STOREsJessica Paquette2019-07-201-0/+49
* [GlobalISel][AArch64] Add support for base register + offset register loadsJessica Paquette2019-07-181-0/+93
* [AArch64][GlobalISel] Optimize compare and branch cases with G_INTTOPTR and u...Amara Emerson2019-07-101-4/+15
* [GlobalISel][AArch64] Use getOpcodeDef instead of findMIFromRegJessica Paquette2019-07-101-14/+3
* [GlobalISel][AArch64][NFC] Use getDefIgnoringCopies from Utils where we canJessica Paquette2019-07-101-22/+5
* [AArch64][GlobalISel] Use TST for comparisons when possibleJessica Paquette2019-07-081-45/+98
* Fix precedence in assert from r364961Jessica Paquette2019-07-031-1/+2
* [GlobalISel][AArch64] Use getConstantVRegValWithLookThrough for selectArithImmedJessica Paquette2019-07-031-6/+4
* [AArch64][GlobalISel] Overhaul legalization & isel or shifts to select immedi...Amara Emerson2019-07-031-15/+179
* [AArch64][GlobalISel] Teach tryOptSelect to handle G_ICMPJessica Paquette2019-07-021-106/+139
* AArch64/GlobalISel: Fix trying to select invalid MIRMatt Arsenault2019-07-011-18/+15
* GlobalISel: Remove unsigned variant of SrcOpMatt Arsenault2019-06-241-102/+102
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-241-3/+3
* [COFF, ARM64] Fix encoding of debugtrap for WindowsTom Tan2019-06-211-0/+5
* [AArch64][GlobalISel] Implement selection support for the new G_JUMP_TABLE an...Amara Emerson2019-06-211-0/+45
* [AArch64][GlobalISel] Make s8 and s16 G_CONSTANTs legal.Amara Emerson2019-06-211-2/+5
* [GlobalISel][AArch64] Fold G_SUB into G_ICMP when it's safe to do soJessica Paquette2019-06-171-16/+144
OpenPOWER on IntegriCloud