summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
Commit message (Expand)AuthorAgeFilesLines
* [AArch64] Remove dead code.Tilmann Scheller2014-06-161-3/+0
* AArch64/ARM64: move ARM64 into AArch64's placeTim Northover2014-05-241-0/+3035
* AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover2014-05-241-1576/+0
* [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final...Craig Topper2014-04-291-3/+3
* [C++] Use 'nullptr'.Craig Topper2014-04-281-1/+1
* Convert SelectionDAG::SelectNodeTo to use ArrayRef.Craig Topper2014-04-271-3/+1
* [C++] Use 'nullptr'. Target edition.Craig Topper2014-04-251-6/+6
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-1/+2
* [AArch64 NEON]Implment loading vector constant form constant pool.Kevin Qin2013-12-181-9/+0
* Implement AArch64 neon instructions class SIMD lsone and SIMD lone-post.Hao Liu2013-11-191-120/+469
* Implement the newly added ACLE functions for ld1/st1 with 2/3/4 vectors.Hao Liu2013-11-181-18/+168
* AArch64DAGToDAGISel::SelectVTBL(): Fix a warning. [-Wunused-variable]NAKAMURA Takumi2013-11-141-3/+1
* Implement AArch64 NEON instruction set AdvSIMD (table).Jiangning Liu2013-11-141-0/+99
* AArch64: refactor vector list creation to be more uniformTim Northover2013-11-111-101/+55
* Implement AArch64 post-index vector load/store multiple N-element structure c...Hao Liu2013-11-051-13/+191
* Implement AArch64 vector load/store multiple N-element structure class SIMD(l...Hao Liu2013-10-101-0/+298
* Revert "Implement AArch64 vector load/store multiple N-element structure clas...Rafael Espindola2013-10-101-298/+0
* Implement AArch64 vector load/store multiple N-element structure class SIMD(l...Hao Liu2013-10-101-0/+298
* ISelDAG: spot chain cycles involving MachineNodesTim Northover2013-09-221-0/+1
* AArch64: fix even more JIT failuresTim Northover2013-07-251-3/+3
* AArch64: correct CodeGen of MOVZ/MOVK combinations.Tim Northover2013-07-011-2/+3
* Don't cache the instruction info and register info objects.Bill Wendling2013-06-071-8/+8
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-061-6/+6
* Track IR ordering of SelectionDAG nodes 2/4.Andrew Trick2013-05-251-6/+6
* AArch64: support literal pool access in large memory model.Tim Northover2013-05-041-20/+48
* AArch64: implement large code model access to global variables.Tim Northover2013-05-041-0/+9
* AArch64: remove barriers from AArch64 atomic operations.Tim Northover2013-04-081-0/+106
* AArch64: remove ConstantIsland pass & put literals in separate section.Tim Northover2013-02-151-77/+69
* Fix formatting in AArch64 backend.Tim Northover2013-02-051-4/+5
* Remove cyclic dependency in AArch64 librariesTim Northover2013-02-051-1/+1
* Add AArch64 as an experimental target.Tim Northover2013-01-311-0/+422
OpenPOWER on IntegriCloud